Compute Library
 23.11
a64_fp32_nhwc_avg_3x3_s1_output2x2_depthfirst.hpp
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2021-2023 Arm Limited.
3  *
4  * SPDX-License-Identifier: MIT
5  *
6  * Permission is hereby granted, free of charge, to any person obtaining a copy
7  * of this software and associated documentation files (the "Software"), to
8  * deal in the Software without restriction, including without limitation the
9  * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10  * sell copies of the Software, and to permit persons to whom the Software is
11  * furnished to do so, subject to the following conditions:
12  *
13  * The above copyright notice and this permission notice shall be included in all
14  * copies or substantial portions of the Software.
15  *
16  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22  * SOFTWARE.
23  */
24 
25 #pragma once
26 
27 #if defined(__aarch64__)
28 
29 namespace arm_conv {
30 namespace pooling {
31 
32 void a64_fp32_nhwc_avg_3x3_s1_output2x2_depthfirst_impl(unsigned int, const float *const *const, float *const *const, bool, unsigned int, unsigned int, unsigned int, unsigned int);
33 
34 struct a64_fp32_nhwc_avg_3x3_s1_output2x2_depthfirst : public DepthfirstStrategy<float, float>
35 {
36  using Parent = DepthfirstStrategy<float, float>;
37 
38  const static auto pooling_type = PoolingType::AVERAGE;
39  const static auto pool_rows = 3u, pool_cols = 3u;
40  const static auto stride_rows = 1u, stride_cols = 1u;
41 
42  a64_fp32_nhwc_avg_3x3_s1_output2x2_depthfirst(const CPUInfo *)
43  : Parent(pool_rows, pool_cols, stride_rows, stride_cols, 2, 2) {}
44 
45  Parent::KernelType get_kernel(void) const { return a64_fp32_nhwc_avg_3x3_s1_output2x2_depthfirst_impl; }
46 };
47 
48 } // namespace pooling
49 } // namespace arm_conv
50 
51 #endif // defined(__aarch64__)
arm_conv::pooling::pooling
template UniquePoolingCommon< float, float > pooling(const PoolingArgs &, const Nothing &)
arm_compute::CPUInfo
Definition: CPPTypes.h:66
arm_compute::cpu::KernelType
kernels::CpuElementwiseUnaryKernel KernelType
Definition: CpuElementwiseUnary.cpp:34
arm_conv
Definition: addressing.cpp:30