Compute Library
 21.08
Types.h
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2020-2021 Arm Limited.
3  *
4  * SPDX-License-Identifier: MIT
5  *
6  * Permission is hereby granted, free of charge, to any person obtaining a copy
7  * of this software and associated documentation files (the "Software"), to
8  * deal in the Software without restriction, including without limitation the
9  * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10  * sell copies of the Software, and to permit persons to whom the Software is
11  * furnished to do so, subject to the following conditions:
12  *
13  * The above copyright notice and this permission notice shall be included in all
14  * copies or substantial portions of the Software.
15  *
16  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22  * SOFTWARE.
23  */
24 #ifndef ARM_COMPUTE_EXPERIMENTAL_TYPES_H
25 #define ARM_COMPUTE_EXPERIMENTAL_TYPES_H
26 
29 
30 #include <vector>
31 
32 namespace arm_compute
33 {
34 // Forward declaration
35 class ITensor;
36 
37 /** Memory type */
38 enum TensorType : int32_t
39 {
42 
43  // Src
44  ACL_SRC = 0,
45  ACL_SRC_0 = 0,
46  ACL_SRC_1 = 1,
47  ACL_SRC_2 = 2,
48  ACL_SRC_3 = 3,
49  ACL_SRC_4 = 4,
50  ACL_SRC_5 = 5,
51  ACL_SRC_6 = 6,
52 
53  // Dst
54  ACL_DST = 30,
55  ACL_DST_0 = 30,
56  ACL_DST_1 = 31,
57  ACL_DST_2 = 32,
58 
59  // Aux
60  ACL_INT = 50,
61  ACL_INT_0 = 50,
62  ACL_INT_1 = 51,
63  ACL_INT_2 = 52,
64  ACL_INT_3 = 53,
65  ACL_INT_4 = 54,
66  ACL_SRC_VEC = 256,
67  ACL_DST_VEC = 512,
68  ACL_INT_VEC = 1024,
69 
70  // Aliasing Types
71  // Conv etc
73 
74  // Gemm
79 };
80 
81 namespace experimental
82 {
83 enum class MemoryLifetime
84 {
85  Temporary = 0,
86  Persistent = 1,
87  Prepare = 2,
88 };
89 struct MemoryInfo
90 {
91  MemoryInfo() = default;
92 
93  MemoryInfo(int slot, size_t size, size_t alignment = 0) noexcept
94  : slot(slot),
95  size(size),
96  alignment(alignment)
97  {
98  }
99 
100  MemoryInfo(int slot, MemoryLifetime lifetime, size_t size, size_t alignment = 0) noexcept
101  : slot(slot),
102  lifetime(lifetime),
103  size(size),
104  alignment(alignment)
105  {
106  }
107  int slot{ ACL_UNKNOWN };
109  size_t size{ 0 };
110  size_t alignment{ 64 };
111 };
112 
113 using MemoryRequirements = std::vector<MemoryInfo>;
114 } // namespace experimental
115 } // namespace arm_compute
116 #endif /* ARM_COMPUTE_EXPERIMENTAL_TYPES_H */
TensorType
Memory type.
Definition: Types.h:38
MemoryInfo(int slot, MemoryLifetime lifetime, size_t size, size_t alignment=0) noexcept
Definition: Types.h:100
MemoryInfo(int slot, size_t size, size_t alignment=0) noexcept
Definition: Types.h:93
Copyright (c) 2017-2021 Arm Limited.
std::vector< MemoryInfo > MemoryRequirements
Definition: Types.h:113