24.04
generic.cpp
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2021, 2023 Arm Limited.
3
*
4
* SPDX-License-Identifier: MIT
5
*
6
* Permission is hereby granted, free of charge, to any person obtaining a copy
7
* of this software and associated documentation files (the "Software"), to
8
* deal in the Software without restriction, including without limitation the
9
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10
* sell copies of the Software, and to permit persons to whom the Software is
11
* furnished to do so, subject to the following conditions:
12
*
13
* The above copyright notice and this permission notice shall be included in all
14
* copies or substantial portions of the Software.
15
*
16
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22
* SOFTWARE.
23
*/
24
25
#include <cstddef>
26
#include <cstdint>
27
28
#if defined(__aarch64__)
29
30
namespace
arm_conv
{
31
namespace
depthwise
{
32
33
void
a64_fp32_nhwc_generic_output9_mla_depthfirst_impl(
34
const
float
*
const
*
const
inptrs,
35
float
*
const
*
const
outptrs,
36
const
void
*params,
37
const
void
*
bias
,
38
const
unsigned
int
n_points,
39
const
unsigned
int
n_channels,
40
const
float
activation_min
,
41
const
float
activation_max
42
)
43
{
44
const
float
minmax_vals[2] = {
activation_min
,
activation_max
};
45
46
__asm__ __volatile__(
47
"ld1r { v2.4s }, [%x[minmax_vals]]\n"
48
"lsr x9, %x[n_channels], #0x2\n"
49
"add x20, %x[minmax_vals], #0x4\n"
50
"ld1r { v1.4s }, [x20]\n"
51
"mov x11, #0x0\n"
52
"cbz x9, 5f\n"
53
"1:"
// Channel loop
54
"movi v23.16b, #0x0\n"
55
"cbz %x[bias], 2f\n"
56
"ldr q23, [%x[bias], x11]\n"
57
"2:"
// Channel loop: Load bias: Done
58
"ldr q0, [%x[params], #0x0]\n"
59
"mov x26, %x[inptrs]\n"
60
"ldp x21, x20, [x26], #0x10\n"
61
"subs x25, %x[n_points], #0x1\n"
62
"ldr q14, [x21, x11]\n"
63
"ldr q15, [x20, x11]\n"
64
"mov v24.16b, v23.16b\n"
65
"mov v25.16b, v23.16b\n"
66
"ldp x21, x20, [x26], #0x10\n"
67
"ldr q16, [x21, x11]\n"
68
"mov v26.16b, v23.16b\n"
69
"mov v27.16b, v23.16b\n"
70
"ldr q17, [x20, x11]\n"
71
"ldp x21, x20, [x26], #0x10\n"
72
"mov v28.16b, v23.16b\n"
73
"mov v29.16b, v23.16b\n"
74
"ldr q18, [x21, x11]\n"
75
"ldr q19, [x20, x11]\n"
76
"mov v30.16b, v23.16b\n"
77
"mov v31.16b, v23.16b\n"
78
"ldp x21, x20, [x26], #0x10\n"
79
"ldr q20, [x21, x11]\n"
80
"add %x[params], %x[params], #0x10\n"
81
"ldr q21, [x20, x11]\n"
82
"ldr x20, [x26], #0x8\n"
83
"ldr q22, [x20, x11]\n"
84
"ble 4f\n"
85
"3:"
// Channel loop: Planar loop
86
"ldp x20, x24, [x26], #0x10\n"
87
"ldp x23, x22, [x26], #0x10\n"
88
"subs x25, x25, #0x1\n"
89
"fmla v23.4s, v14.4s, v0.4s\n"
90
"ldr q14, [x20, x11]\n"
91
"ldp x21, x20, [x26], #0x10\n"
92
"fmla v24.4s, v15.4s, v0.4s\n"
93
"fmla v25.4s, v16.4s, v0.4s\n"
94
"ldr q15, [x24, x11]\n"
95
"ldr q16, [x23, x11]\n"
96
"fmla v26.4s, v17.4s, v0.4s\n"
97
"fmla v27.4s, v18.4s, v0.4s\n"
98
"ldr q17, [x22, x11]\n"
99
"ldr q18, [x21, x11]\n"
100
"fmla v28.4s, v19.4s, v0.4s\n"
101
"fmla v29.4s, v20.4s, v0.4s\n"
102
"ldr q19, [x20, x11]\n"
103
"ldp x21, x20, [x26], #0x10\n"
104
"fmla v30.4s, v21.4s, v0.4s\n"
105
"fmla v31.4s, v22.4s, v0.4s\n"
106
"ldr q0, [%x[params], #0x0]\n"
107
"ldr q20, [x21, x11]\n"
108
"add %x[params], %x[params], #0x10\n"
109
"ldr q21, [x20, x11]\n"
110
"ldr x20, [x26], #0x8\n"
111
"ldr q22, [x20, x11]\n"
112
"bgt 3b\n"
113
"4:"
// Channel loop: Planar tail
114
"fmla v23.4s, v14.4s, v0.4s\n"
115
"fmla v24.4s, v15.4s, v0.4s\n"
116
"fmax v23.4s, v23.4s, v2.4s\n"
117
"ldp x28, x27, [%x[outptrs], #0x0]\n"
118
"fmla v25.4s, v16.4s, v0.4s\n"
119
"fmla v26.4s, v17.4s, v0.4s\n"
120
"fmax v24.4s, v24.4s, v2.4s\n"
121
"ldp x26, x25, [%x[outptrs], #0x10]\n"
122
"fmla v27.4s, v18.4s, v0.4s\n"
123
"fmla v28.4s, v19.4s, v0.4s\n"
124
"fmax v25.4s, v25.4s, v2.4s\n"
125
"ldp x24, x23, [%x[outptrs], #0x20]\n"
126
"fmla v29.4s, v20.4s, v0.4s\n"
127
"fmla v30.4s, v21.4s, v0.4s\n"
128
"fmax v26.4s, v26.4s, v2.4s\n"
129
"ldp x22, x21, [%x[outptrs], #0x30]\n"
130
"fmla v31.4s, v22.4s, v0.4s\n"
131
"fmax v27.4s, v27.4s, v2.4s\n"
132
"ldr x20, [%x[outptrs], #0x40]\n"
133
"fmax v28.4s, v28.4s, v2.4s\n"
134
"fmax v29.4s, v29.4s, v2.4s\n"
135
"fmax v30.4s, v30.4s, v2.4s\n"
136
"fmax v31.4s, v31.4s, v2.4s\n"
137
"fmin v23.4s, v23.4s, v1.4s\n"
138
"fmin v24.4s, v24.4s, v1.4s\n"
139
"str q23, [x28, x11]\n"
140
"fmin v25.4s, v25.4s, v1.4s\n"
141
"fmin v26.4s, v26.4s, v1.4s\n"
142
"str q24, [x27, x11]\n"
143
"fmin v27.4s, v27.4s, v1.4s\n"
144
"fmin v28.4s, v28.4s, v1.4s\n"
145
"str q25, [x26, x11]\n"
146
"fmin v29.4s, v29.4s, v1.4s\n"
147
"fmin v30.4s, v30.4s, v1.4s\n"
148
"str q26, [x25, x11]\n"
149
"fmin v31.4s, v31.4s, v1.4s\n"
150
"str q27, [x24, x11]\n"
151
"str q28, [x23, x11]\n"
152
"str q29, [x22, x11]\n"
153
"str q30, [x21, x11]\n"
154
"str q31, [x20, x11]\n"
155
"add x11, x11, #0x10\n"
156
"cmp x11, x9, LSL #4\n"
157
"blt 1b\n"
158
"5:"
// Oddments
159
"tst %x[n_channels], #0x3\n"
160
"beq 17f\n"
161
"movi v23.16b, #0x0\n"
162
"cbz %x[bias], 8f\n"
163
"add x20, %x[bias], x11\n"
164
"tbz %x[n_channels], #1, 6f\n"
165
"ld1 { v23.d }[0], [x20], #0x8\n"
166
"tbz %x[n_channels], #0, 7f\n"
167
"ld1 { v23.s }[2], [x20], #0x4\n"
168
"b 7f\n"
169
"6:"
// Oddments: Load bias: Bit 1: Unset
170
"ld1 { v23.s }[0], [x20], #0x4\n"
171
"7:"
// Oddments: Load bias: Bit 1: End
172
"8:"
// Oddments: Load bias: Done
173
"ldr q0, [%x[params], #0x0]\n"
174
"mov x10, %x[inptrs]\n"
175
"ldp x9, x28, [x10], #0x10\n"
176
"mov v24.16b, v23.16b\n"
177
"ldp x27, x26, [x10], #0x10\n"
178
"ldp x25, x24, [x10], #0x10\n"
179
"mov v25.16b, v23.16b\n"
180
"mov v26.16b, v23.16b\n"
181
"ldp x23, x22, [x10], #0x10\n"
182
"ldr x21, [x10], #0x8\n"
183
"mov v27.16b, v23.16b\n"
184
"mov v28.16b, v23.16b\n"
185
"mov v29.16b, v23.16b\n"
186
"mov v30.16b, v23.16b\n"
187
"add x9, x9, x11\n"
188
"add x28, x28, x11\n"
189
"mov v31.16b, v23.16b\n"
190
"add x27, x27, x11\n"
191
"add x26, x26, x11\n"
192
"add x25, x25, x11\n"
193
"add x24, x24, x11\n"
194
"add x23, x23, x11\n"
195
"add x22, x22, x11\n"
196
"add x21, x21, x11\n"
197
"add %x[params], %x[params], #0x10\n"
198
"tbz %x[n_channels], #1, 9f\n"
199
"ldr d14, [x9], #0x8\n"
200
"ldr d15, [x28], #0x8\n"
201
"ldr d16, [x27], #0x8\n"
202
"ldr d17, [x26], #0x8\n"
203
"ldr d18, [x25], #0x8\n"
204
"ldr d19, [x24], #0x8\n"
205
"ldr d20, [x23], #0x8\n"
206
"ldr d21, [x22], #0x8\n"
207
"ldr d22, [x21], #0x8\n"
208
"tbz %x[n_channels], #0, 10f\n"
209
"ld1 { v14.s }[2], [x9], #0x4\n"
210
"ld1 { v15.s }[2], [x28], #0x4\n"
211
"ld1 { v16.s }[2], [x27], #0x4\n"
212
"ld1 { v17.s }[2], [x26], #0x4\n"
213
"ld1 { v18.s }[2], [x25], #0x4\n"
214
"ld1 { v19.s }[2], [x24], #0x4\n"
215
"ld1 { v20.s }[2], [x23], #0x4\n"
216
"ld1 { v21.s }[2], [x22], #0x4\n"
217
"ld1 { v22.s }[2], [x21], #0x4\n"
218
"b 10f\n"
219
"9:"
// Oddments: Load: Bit 1: Unset
220
"ldr s14, [x9], #0x4\n"
221
"ldr s15, [x28], #0x4\n"
222
"ldr s16, [x27], #0x4\n"
223
"ldr s17, [x26], #0x4\n"
224
"ldr s18, [x25], #0x4\n"
225
"ldr s19, [x24], #0x4\n"
226
"ldr s20, [x23], #0x4\n"
227
"ldr s21, [x22], #0x4\n"
228
"ldr s22, [x21], #0x4\n"
229
"10:"
// Oddments: Load: Bit 1: End
230
"subs x20, %x[n_points], #0x1\n"
231
"ble 14f\n"
232
"11:"
// Oddments: Planar loop
233
"ldp x9, x28, [x10], #0x10\n"
234
"ldp x27, x26, [x10], #0x10\n"
235
"fmla v23.4s, v14.4s, v0.4s\n"
236
"fmla v24.4s, v15.4s, v0.4s\n"
237
"ldp x25, x24, [x10], #0x10\n"
238
"ldp x23, x22, [x10], #0x10\n"
239
"fmla v25.4s, v16.4s, v0.4s\n"
240
"fmla v26.4s, v17.4s, v0.4s\n"
241
"ldr x21, [x10], #0x8\n"
242
"fmla v27.4s, v18.4s, v0.4s\n"
243
"fmla v28.4s, v19.4s, v0.4s\n"
244
"add x9, x9, x11\n"
245
"fmla v29.4s, v20.4s, v0.4s\n"
246
"fmla v30.4s, v21.4s, v0.4s\n"
247
"add x28, x28, x11\n"
248
"add x27, x27, x11\n"
249
"fmla v31.4s, v22.4s, v0.4s\n"
250
"ldr q0, [%x[params], #0x0]\n"
251
"add x26, x26, x11\n"
252
"add x25, x25, x11\n"
253
"add x24, x24, x11\n"
254
"add x23, x23, x11\n"
255
"add x22, x22, x11\n"
256
"add x21, x21, x11\n"
257
"add %x[params], %x[params], #0x10\n"
258
"tbz %x[n_channels], #1, 12f\n"
259
"ldr d14, [x9], #0x8\n"
260
"ldr d15, [x28], #0x8\n"
261
"ldr d16, [x27], #0x8\n"
262
"ldr d17, [x26], #0x8\n"
263
"ldr d18, [x25], #0x8\n"
264
"ldr d19, [x24], #0x8\n"
265
"ldr d20, [x23], #0x8\n"
266
"ldr d21, [x22], #0x8\n"
267
"ldr d22, [x21], #0x8\n"
268
"tbz %x[n_channels], #0, 13f\n"
269
"ld1 { v14.s }[2], [x9], #0x4\n"
270
"ld1 { v15.s }[2], [x28], #0x4\n"
271
"ld1 { v16.s }[2], [x27], #0x4\n"
272
"ld1 { v17.s }[2], [x26], #0x4\n"
273
"ld1 { v18.s }[2], [x25], #0x4\n"
274
"ld1 { v19.s }[2], [x24], #0x4\n"
275
"ld1 { v20.s }[2], [x23], #0x4\n"
276
"ld1 { v21.s }[2], [x22], #0x4\n"
277
"ld1 { v22.s }[2], [x21], #0x4\n"
278
"b 13f\n"
279
"12:"
// Oddments: Planar loop: Load: Bit 1: Unset
280
"ldr s14, [x9], #0x4\n"
281
"ldr s15, [x28], #0x4\n"
282
"ldr s16, [x27], #0x4\n"
283
"ldr s17, [x26], #0x4\n"
284
"ldr s18, [x25], #0x4\n"
285
"ldr s19, [x24], #0x4\n"
286
"ldr s20, [x23], #0x4\n"
287
"ldr s21, [x22], #0x4\n"
288
"ldr s22, [x21], #0x4\n"
289
"13:"
// Oddments: Planar loop: Load: Bit 1: End
290
"subs x20, x20, #0x1\n"
291
"bgt 11b\n"
292
"14:"
// Oddments: Planar tail
293
"fmla v23.4s, v14.4s, v0.4s\n"
294
"fmla v24.4s, v15.4s, v0.4s\n"
295
"fmax v23.4s, v23.4s, v2.4s\n"
296
"ldp x28, x27, [%x[outptrs], #0x0]\n"
297
"fmla v25.4s, v16.4s, v0.4s\n"
298
"fmla v26.4s, v17.4s, v0.4s\n"
299
"fmax v24.4s, v24.4s, v2.4s\n"
300
"ldp x26, x25, [%x[outptrs], #0x10]\n"
301
"fmla v27.4s, v18.4s, v0.4s\n"
302
"fmla v28.4s, v19.4s, v0.4s\n"
303
"fmax v25.4s, v25.4s, v2.4s\n"
304
"ldp x24, x23, [%x[outptrs], #0x20]\n"
305
"fmla v29.4s, v20.4s, v0.4s\n"
306
"fmla v30.4s, v21.4s, v0.4s\n"
307
"fmax v26.4s, v26.4s, v2.4s\n"
308
"ldp x22, x21, [%x[outptrs], #0x30]\n"
309
"fmla v31.4s, v22.4s, v0.4s\n"
310
"fmax v27.4s, v27.4s, v2.4s\n"
311
"ldr x20, [%x[outptrs], #0x40]\n"
312
"add x28, x28, x11\n"
313
"fmax v28.4s, v28.4s, v2.4s\n"
314
"fmax v29.4s, v29.4s, v2.4s\n"
315
"add x27, x27, x11\n"
316
"add x26, x26, x11\n"
317
"fmax v30.4s, v30.4s, v2.4s\n"
318
"fmax v31.4s, v31.4s, v2.4s\n"
319
"add x25, x25, x11\n"
320
"add x24, x24, x11\n"
321
"fmin v23.4s, v23.4s, v1.4s\n"
322
"fmin v24.4s, v24.4s, v1.4s\n"
323
"add x23, x23, x11\n"
324
"add x22, x22, x11\n"
325
"fmin v25.4s, v25.4s, v1.4s\n"
326
"fmin v26.4s, v26.4s, v1.4s\n"
327
"add x21, x21, x11\n"
328
"add x20, x20, x11\n"
329
"fmin v27.4s, v27.4s, v1.4s\n"
330
"fmin v28.4s, v28.4s, v1.4s\n"
331
"fmin v29.4s, v29.4s, v1.4s\n"
332
"fmin v30.4s, v30.4s, v1.4s\n"
333
"fmin v31.4s, v31.4s, v1.4s\n"
334
"tbz %x[n_channels], #1, 15f\n"
335
"st1 { v23.d }[0], [x28], #0x8\n"
336
"st1 { v24.d }[0], [x27], #0x8\n"
337
"st1 { v25.d }[0], [x26], #0x8\n"
338
"st1 { v26.d }[0], [x25], #0x8\n"
339
"st1 { v27.d }[0], [x24], #0x8\n"
340
"st1 { v28.d }[0], [x23], #0x8\n"
341
"st1 { v29.d }[0], [x22], #0x8\n"
342
"st1 { v30.d }[0], [x21], #0x8\n"
343
"st1 { v31.d }[0], [x20], #0x8\n"
344
"tbz %x[n_channels], #0, 16f\n"
345
"st1 { v23.s }[2], [x28], #0x4\n"
346
"st1 { v24.s }[2], [x27], #0x4\n"
347
"st1 { v25.s }[2], [x26], #0x4\n"
348
"st1 { v26.s }[2], [x25], #0x4\n"
349
"st1 { v27.s }[2], [x24], #0x4\n"
350
"st1 { v28.s }[2], [x23], #0x4\n"
351
"st1 { v29.s }[2], [x22], #0x4\n"
352
"st1 { v30.s }[2], [x21], #0x4\n"
353
"st1 { v31.s }[2], [x20], #0x4\n"
354
"b 16f\n"
355
"15:"
// Oddments: Store: Bit 1: Unset
356
"st1 { v23.s }[0], [x28], #0x4\n"
357
"st1 { v24.s }[0], [x27], #0x4\n"
358
"st1 { v25.s }[0], [x26], #0x4\n"
359
"st1 { v26.s }[0], [x25], #0x4\n"
360
"st1 { v27.s }[0], [x24], #0x4\n"
361
"st1 { v28.s }[0], [x23], #0x4\n"
362
"st1 { v29.s }[0], [x22], #0x4\n"
363
"st1 { v30.s }[0], [x21], #0x4\n"
364
"st1 { v31.s }[0], [x20], #0x4\n"
365
"16:"
// Oddments: Store: Bit 1: End
366
"17:"
// End
367
: [params]
"+&r"
(params)
368
: [
bias
]
"r"
(
bias
), [inptrs]
"r"
(inptrs), [minmax_vals]
"r"
(minmax_vals), [n_channels]
"r"
((uint64_t) n_channels), [n_points]
"r"
((uint64_t) n_points), [outptrs]
"r"
(outptrs)
369
:
"cc"
,
"memory"
,
"v0"
,
"v1"
,
"v2"
,
"v14"
,
"v15"
,
"v16"
,
"v17"
,
"v18"
,
"v19"
,
"v20"
,
"v21"
,
"v22"
,
"v23"
,
"v24"
,
"v25"
,
"v26"
,
"v27"
,
"v28"
,
"v29"
,
"v30"
,
"v31"
,
"x9"
,
"x10"
,
"x11"
,
"x20"
,
"x21"
,
"x22"
,
"x23"
,
"x24"
,
"x25"
,
"x26"
,
"x27"
,
"x28"
370
);
371
}
372
373
}
// namespace depthwise
374
}
// namespace arm_conv
375
376
#endif // defined(__aarch64__)
arm_conv::depthwise::depthwise
template UniqueDepthwiseCommon< float > depthwise(const DepthwiseArgs &, const Nothing &)
activation_min
T activation_min
Definition:
working_space.hpp:145
bias
const int32_t * bias
Definition:
working_space.hpp:322
activation_max
T activation_max
Definition:
working_space.hpp:145
arm_conv
Definition:
addressing.cpp:30
src
core
NEON
kernels
arm_conv
depthwise
kernels
a64_fp32_nhwc_generic_output9_mla_depthfirst
generic.cpp
Generated on Mon Apr 29 2024 10:53:54 for Compute Library by
1.8.17