24.04
generic.cpp
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2021-2023 Arm Limited.
3
*
4
* SPDX-License-Identifier: MIT
5
*
6
* Permission is hereby granted, free of charge, to any person obtaining a copy
7
* of this software and associated documentation files (the "Software"), to
8
* deal in the Software without restriction, including without limitation the
9
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10
* sell copies of the Software, and to permit persons to whom the Software is
11
* furnished to do so, subject to the following conditions:
12
*
13
* The above copyright notice and this permission notice shall be included in all
14
* copies or substantial portions of the Software.
15
*
16
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22
* SOFTWARE.
23
*/
24
25
#include <cstdint>
26
#include <cstddef>
27
28
#if defined(__aarch64__)
29
30
namespace
arm_conv
{
31
namespace
pooling
{
32
33
34
void
a64_fp32_nhwc_avg_generic_depthfirst_impl(
35
const
uint64_t window_cells,
36
const
uint64_t n_valid_cells,
37
uint64_t n_channels,
38
const
float
*
const
*
const
inptrs,
39
float
*outptr
40
)
41
{
42
const
auto
rescale_value =
static_cast<
float
>
(1.0f /
static_cast<
float
>
(window_cells));
43
44
__asm__ __volatile__(
45
"ld1r { v9.4s }, [%x[rescale_ptr]]\n"
46
"cmp %x[n_channels], #0x10\n"
47
"mov x27, #0x0\n"
48
"mov x26, #0x10\n"
// cntb _, ALL, #1
49
"mov x24, #0x20\n"
// cntb _, ALL, #2
50
"mov x23, #0x30\n"
// cntb _, ALL, #3
51
"blt 7f\n"
52
"1:"
// 4-vectors of channels
53
"lsr x25, %x[n_valid_cells], #0x2\n"
54
"movi v8.16b, #0x0\n"
55
"movi v7.16b, #0x0\n"
56
"mov x22, %x[inptrs]\n"
57
"movi v6.16b, #0x0\n"
58
"movi v5.16b, #0x0\n"
59
"cbz x25, 4f\n"
60
"ldp x21, x20, [x22, #0x0]\n"
61
"ldr q4, [x21, x27]\n"
62
"subs x25, x25, #0x1\n"
63
"ldr q3, [x20, x27]\n"
64
"ldr q2, [x21, x26]\n"
65
"ldr q1, [x20, x26]\n"
66
"ldr q0, [x21, x24]\n"
67
"ldr q31, [x20, x24]\n"
68
"ldr q30, [x21, x23]\n"
69
"ldr q29, [x20, x23]\n"
70
"ldp x21, x20, [x22, #0x10]\n"
71
"add x22, x22, #0x20\n"
72
"ldr q28, [x21, x27]\n"
73
"ldr q22, [x20, x27]\n"
74
"ldr q27, [x21, x26]\n"
75
"ldr q21, [x20, x26]\n"
76
"ldr q26, [x21, x24]\n"
77
"ldr q20, [x20, x24]\n"
78
"ldr q25, [x21, x23]\n"
79
"ldr q24, [x20, x23]\n"
80
"beq 3f\n"
81
"2:"
// 4-vectors of channels: 4 inputs loop
82
"fadd v23.4s, v4.4s, v3.4s\n"
83
"fadd v19.4s, v28.4s, v22.4s\n"
84
"ldp x21, x20, [x22, #0x0]\n"
85
"ldr q4, [x21, x27]\n"
86
"ldr q3, [x20, x27]\n"
87
"fadd v22.4s, v2.4s, v1.4s\n"
88
"ldr q2, [x21, x26]\n"
89
"fadd v18.4s, v27.4s, v21.4s\n"
90
"ldr q1, [x20, x26]\n"
91
"fadd v21.4s, v0.4s, v31.4s\n"
92
"ldr q0, [x21, x24]\n"
93
"fadd v17.4s, v26.4s, v20.4s\n"
94
"ldr q31, [x20, x24]\n"
95
"fadd v20.4s, v30.4s, v29.4s\n"
96
"ldr q30, [x21, x23]\n"
97
"fadd v16.4s, v25.4s, v24.4s\n"
98
"ldr q29, [x20, x23]\n"
99
"fadd v19.4s, v23.4s, v19.4s\n"
100
"fadd v18.4s, v22.4s, v18.4s\n"
101
"ldp x21, x20, [x22, #0x10]\n"
102
"ldr q28, [x21, x27]\n"
103
"ldr q22, [x20, x27]\n"
104
"fadd v17.4s, v21.4s, v17.4s\n"
105
"fadd v16.4s, v20.4s, v16.4s\n"
106
"ldr q27, [x21, x26]\n"
107
"ldr q21, [x20, x26]\n"
108
"subs x25, x25, #0x1\n"
109
"fadd v8.4s, v8.4s, v19.4s\n"
110
"ldr q26, [x21, x24]\n"
111
"ldr q20, [x20, x24]\n"
112
"fadd v7.4s, v7.4s, v18.4s\n"
113
"fadd v6.4s, v6.4s, v17.4s\n"
114
"ldr q25, [x21, x23]\n"
115
"ldr q24, [x20, x23]\n"
116
"fadd v5.4s, v5.4s, v16.4s\n"
117
"add x22, x22, #0x20\n"
118
"bgt 2b\n"
119
"3:"
// 4-vectors of channels: 4 inputs tail
120
"fadd v23.4s, v4.4s, v3.4s\n"
121
"fadd v19.4s, v28.4s, v22.4s\n"
122
"fadd v22.4s, v2.4s, v1.4s\n"
123
"fadd v18.4s, v27.4s, v21.4s\n"
124
"fadd v21.4s, v0.4s, v31.4s\n"
125
"fadd v17.4s, v26.4s, v20.4s\n"
126
"fadd v20.4s, v30.4s, v29.4s\n"
127
"fadd v16.4s, v25.4s, v24.4s\n"
128
"fadd v19.4s, v23.4s, v19.4s\n"
129
"fadd v18.4s, v22.4s, v18.4s\n"
130
"fadd v17.4s, v21.4s, v17.4s\n"
131
"fadd v16.4s, v20.4s, v16.4s\n"
132
"fadd v8.4s, v8.4s, v19.4s\n"
133
"fadd v7.4s, v7.4s, v18.4s\n"
134
"fadd v6.4s, v6.4s, v17.4s\n"
135
"fadd v5.4s, v5.4s, v16.4s\n"
136
"4:"
// 4-vectors of channels: After loop
137
"ands x21, %x[n_valid_cells], #0x3\n"
138
"beq 6f\n"
139
"5:"
// 4-vectors of channels: Single input loop
140
"ldr x20, [x22], #0x8\n"
141
"ldr q16, [x20, x27]\n"
142
"subs x21, x21, #0x1\n"
143
"fadd v8.4s, v8.4s, v16.4s\n"
144
"ldr q17, [x20, x26]\n"
145
"ldr q16, [x20, x24]\n"
146
"fadd v7.4s, v7.4s, v17.4s\n"
147
"fadd v6.4s, v6.4s, v16.4s\n"
148
"ldr q16, [x20, x23]\n"
149
"fadd v5.4s, v5.4s, v16.4s\n"
150
"bgt 5b\n"
151
"6:"
// 4-vectors of channels: Single input loop: End
152
"sub %x[n_channels], %x[n_channels], #0x10\n"
153
"cmp %x[n_channels], #0x10\n"
154
"fmul v8.4s, v8.4s, v9.4s\n"
155
"fmul v7.4s, v7.4s, v9.4s\n"
156
"fmul v6.4s, v6.4s, v9.4s\n"
157
"fmul v5.4s, v5.4s, v9.4s\n"
158
"str q8, [%x[outptr], x27]\n"
159
"add x27, x27, #0x40\n"
160
"str q7, [%x[outptr], x26]\n"
161
"add x26, x26, #0x40\n"
162
"str q6, [%x[outptr], x24]\n"
163
"add x24, x24, #0x40\n"
164
"str q5, [%x[outptr], x23]\n"
165
"add x23, x23, #0x40\n"
166
"bge 1b\n"
167
"cbz %x[n_channels], 25f\n"
168
"7:"
// Single vector of channels
169
"cmp %x[n_channels], #0x4\n"
170
"blt 14f\n"
171
"8:"
// Single vector of channels: Loop
172
"lsr x25, %x[n_valid_cells], #0x2\n"
173
"movi v8.16b, #0x0\n"
174
"mov x22, %x[inptrs]\n"
175
"cbz x25, 11f\n"
176
"ldp x21, x20, [x22, #0x0]\n"
177
"ldr q4, [x21, x27]\n"
178
"subs x25, x25, #0x1\n"
179
"ldr q3, [x20, x27]\n"
180
"ldp x21, x20, [x22, #0x10]\n"
181
"add x22, x22, #0x20\n"
182
"ldr q28, [x21, x27]\n"
183
"ldr q22, [x20, x27]\n"
184
"beq 10f\n"
185
"9:"
// Single vector of channels: Loop: 4 inputs loop
186
"fadd v17.4s, v4.4s, v3.4s\n"
187
"fadd v16.4s, v28.4s, v22.4s\n"
188
"ldp x21, x20, [x22, #0x0]\n"
189
"ldr q4, [x21, x27]\n"
190
"ldr q3, [x20, x27]\n"
191
"fadd v16.4s, v17.4s, v16.4s\n"
192
"ldp x21, x20, [x22, #0x10]\n"
193
"subs x25, x25, #0x1\n"
194
"ldr q28, [x21, x27]\n"
195
"ldr q22, [x20, x27]\n"
196
"fadd v8.4s, v8.4s, v16.4s\n"
197
"add x22, x22, #0x20\n"
198
"bgt 9b\n"
199
"10:"
// Single vector of channels: Loop: 4 inputs tail
200
"fadd v17.4s, v4.4s, v3.4s\n"
201
"fadd v16.4s, v28.4s, v22.4s\n"
202
"fadd v16.4s, v17.4s, v16.4s\n"
203
"fadd v8.4s, v8.4s, v16.4s\n"
204
"11:"
// Single vector of channels: Loop: After loop
205
"ands x21, %x[n_valid_cells], #0x3\n"
206
"beq 13f\n"
207
"12:"
// Single vector of channels: Loop: Single input loop
208
"ldr x20, [x22], #0x8\n"
209
"ldr q16, [x20, x27]\n"
210
"subs x21, x21, #0x1\n"
211
"fadd v8.4s, v8.4s, v16.4s\n"
212
"bgt 12b\n"
213
"13:"
// Single vector of channels: Loop: Single input loop: End
214
"sub %x[n_channels], %x[n_channels], #0x4\n"
215
"cmp %x[n_channels], #0x4\n"
216
"fmul v8.4s, v8.4s, v9.4s\n"
217
"str q8, [%x[outptr], x27]\n"
218
"add x27, x27, #0x10\n"
219
"bge 8b\n"
220
"cbz %x[n_channels], 25f\n"
221
"14:"
// Oddments
222
"lsr x25, %x[n_valid_cells], #0x2\n"
223
"add %x[outptr], %x[outptr], x27\n"
224
"movi v8.16b, #0x0\n"
225
"mov x24, %x[inptrs]\n"
226
"cbz x25, 18f\n"
227
"15:"
// Oddments: 4 inputs loop
228
"ldp x23, x22, [x24, #0x0]\n"
229
"ldp x21, x20, [x24, #0x10]\n"
230
"add x24, x24, #0x20\n"
231
"add x23, x23, x27\n"
232
"add x22, x22, x27\n"
233
"add x21, x21, x27\n"
234
"movi v4.16b, #0x0\n"
235
"movi v3.16b, #0x0\n"
236
"add x20, x20, x27\n"
237
"movi v28.16b, #0x0\n"
238
"movi v22.16b, #0x0\n"
239
"tbz %x[n_channels], #1, 16f\n"
240
"ldr d4, [x23], #0x8\n"
241
"ldr d3, [x22], #0x8\n"
242
"ldr d28, [x21], #0x8\n"
243
"ldr d22, [x20], #0x8\n"
244
"tbz %x[n_channels], #0, 17f\n"
245
"ld1 { v4.s }[2], [x23], #0x4\n"
246
"ld1 { v3.s }[2], [x22], #0x4\n"
247
"ld1 { v28.s }[2], [x21], #0x4\n"
248
"ld1 { v22.s }[2], [x20], #0x4\n"
249
"b 17f\n"
250
"16:"
// Oddments: 4 inputs loop: Load: Bit 1: Unset
251
"tbz %x[n_channels], #0, 17f\n"
252
"ldr s4, [x23], #0x4\n"
253
"ldr s3, [x22], #0x4\n"
254
"ldr s28, [x21], #0x4\n"
255
"ldr s22, [x20], #0x4\n"
256
"17:"
// Oddments: 4 inputs loop: Load: Bit 1: End
257
"fadd v17.4s, v4.4s, v3.4s\n"
258
"fadd v16.4s, v28.4s, v22.4s\n"
259
"subs x25, x25, #0x1\n"
260
"fadd v16.4s, v17.4s, v16.4s\n"
261
"fadd v8.4s, v8.4s, v16.4s\n"
262
"bgt 15b\n"
263
"18:"
// Oddments: After loop
264
"ands x21, %x[n_valid_cells], #0x3\n"
265
"beq 22f\n"
266
"19:"
// Oddments: Single input loop
267
"ldr x23, [x24], #0x8\n"
268
"add x23, x23, x27\n"
269
"movi v4.16b, #0x0\n"
270
"tbz %x[n_channels], #1, 20f\n"
271
"ldr d4, [x23], #0x8\n"
272
"tbz %x[n_channels], #0, 21f\n"
273
"ld1 { v4.s }[2], [x23], #0x4\n"
274
"b 21f\n"
275
"20:"
// Oddments: Single input loop: Load: Bit 1: Unset
276
"tbz %x[n_channels], #0, 21f\n"
277
"ldr s4, [x23], #0x4\n"
278
"21:"
// Oddments: Single input loop: Load: Bit 1: End
279
"subs x21, x21, #0x1\n"
280
"fadd v8.4s, v8.4s, v4.4s\n"
281
"bgt 19b\n"
282
"22:"
// Oddments: Single input loop: End
283
"fmul v8.4s, v8.4s, v9.4s\n"
284
"tbz %x[n_channels], #1, 23f\n"
285
"st1 { v8.d }[0], [%x[outptr]], #0x8\n"
286
"tbz %x[n_channels], #0, 24f\n"
287
"st1 { v8.s }[2], [%x[outptr]], #0x4\n"
288
"b 24f\n"
289
"23:"
// Oddments: Store: Bit 1: Unset
290
"tbz %x[n_channels], #0, 24f\n"
291
"st1 { v8.s }[0], [%x[outptr]], #0x4\n"
292
"24:"
// Oddments: Store: Bit 1: End
293
"25:"
// End
294
: [n_channels]
"+&r"
(n_channels), [outptr]
"+&r"
(outptr)
295
: [inptrs]
"r"
(inptrs), [n_valid_cells]
"r"
(n_valid_cells), [rescale_ptr]
"r"
(&rescale_value)
296
:
"cc"
,
"memory"
,
"v0"
,
"v1"
,
"v2"
,
"v3"
,
"v4"
,
"v5"
,
"v6"
,
"v7"
,
"v8"
,
"v9"
,
"v16"
,
"v17"
,
"v18"
,
"v19"
,
"v20"
,
"v21"
,
"v22"
,
"v23"
,
"v24"
,
"v25"
,
"v26"
,
"v27"
,
"v28"
,
"v29"
,
"v30"
,
"v31"
,
"x20"
,
"x21"
,
"x22"
,
"x23"
,
"x24"
,
"x25"
,
"x26"
,
"x27"
297
);
298
}
299
300
}
// namespace pooling
301
}
// namespace arm_conv
302
303
#endif // defined(__aarch64__)
arm_conv::pooling::pooling
template UniquePoolingCommon< float, float > pooling(const PoolingArgs &, const Nothing &)
arm_conv
Definition:
addressing.cpp:30
src
core
NEON
kernels
arm_conv
pooling
kernels
a64_fp32_nhwc_avg_generic_depthfirst
generic.cpp
Generated on Mon Apr 29 2024 10:53:54 for Compute Library by
1.8.17