24.04
sme_interleave4VL_block2_bf16_bf16.hpp
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2022-2023 Arm Limited.
3
*
4
* SPDX-License-Identifier: MIT
5
*
6
* Permission is hereby granted, free of charge, to any person obtaining a copy
7
* of this software and associated documentation files (the "Software"), to
8
* deal in the Software without restriction, including without limitation the
9
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10
* sell copies of the Software, and to permit persons to whom the Software is
11
* furnished to do so, subject to the following conditions:
12
*
13
* The above copyright notice and this permission notice shall be included in all
14
* copies or substantial portions of the Software.
15
*
16
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22
* SOFTWARE.
23
*/
24
25
#if defined(ARM_COMPUTE_ENABLE_SME)
26
27
template
<>
28
void
interleave_block<4, 2, VLType::SME, false>(
29
bfloat16
* &out,
const
bfloat16
*
const
*in,
30
size_t
width,
size_t
height,
size_t
row_offset,
bool
31
)
32
{
33
__asm__ __volatile__(
34
".inst 0xd503477f // SMSTART ZA\n"
35
"cntw x16\n"
36
"cntw x15\n"
37
"cntw x14, ALL, MUL #2\n"
38
"cntw x13, ALL, MUL #3\n"
39
"cmp %x[height], x16\n"
40
"csel x16, %x[height], x16, LT\n"
41
"whilelt p11.h, XZR, %x[height]\n"
42
"whilelt p10.h, x15, %x[height]\n"
43
"whilelt p9.h, x14, %x[height]\n"
44
"whilelt p8.h, x13, %x[height]\n"
45
"mov x11, #0x0\n"
46
"cnth x10\n"
47
"ptrue p13.s\n"
48
"sub x16, x16, #0x1\n"
49
"zip1 p12.h, p11.h, p9.h\n"
50
"zip1 p11.h, p10.h, p8.h\n"
51
"mov x9, %x[row_offset]\n"
52
"mov x28, %x[out]\n"
53
"whilelt p10.h, x11, %x[width]\n"
54
"whilelt p9.h, x11, %x[width]\n"
55
"whilelt p8.h, x11, %x[width]\n"
56
"1:"
// Width loop
57
"add x27, %x[in], XZR, LSL #3\n"
58
"add x26, %x[in], x15, LSL #3\n"
59
"ldr x25, [x27], #0x8\n"
60
"add x24, %x[in], x14, LSL #3\n"
61
"add x20, %x[in], x13, LSL #3\n"
62
"ldr x23, [x26], #0x8\n"
63
"mov x12, #0x0\n"
64
"ldr x22, [x24], #0x8\n"
65
"ldr x21, [x20], #0x8\n"
66
"cbz x16, 3f\n"
67
"2:"
// Loads: Loop
68
".inst 0x25286581 // psel p1.h, p9.h/Z, p12.h[w12]\n"
69
".inst 0x25286160 // psel p0.h, p8.h/Z, p11.h[w12]\n"
70
".inst 0xe0490720 // ld1h { za0h.h[x12] }, p1/Z, [x25, x9, LSL #1]\n"
71
"ldr x25, [x27], #0x8\n"
72
".inst 0xe04902e8 // ld1h { za1h.h[x12] }, p0/Z, [x23, x9, LSL #1]\n"
73
".inst 0x25386581 // psel p1.h, p9.h/Z, p12.h[w12, #1]\n"
74
".inst 0x25386160 // psel p0.h, p8.h/Z, p11.h[w12, #1]\n"
75
"ldr x23, [x26], #0x8\n"
76
".inst 0xe04906c1 // ld1h { za0h.h[x12, #1] }, p1/Z, [x22, x9, LSL #1]\n"
77
"ldr x22, [x24], #0x8\n"
78
".inst 0xe04902a9 // ld1h { za1h.h[x12, #1] }, p0/Z, [x21, x9, LSL #1]\n"
79
"add x12, x12, #0x2\n"
80
"cmp x12, x16, LSL #1\n"
81
"ldr x21, [x20], #0x8\n"
82
"blt 2b\n"
83
"3:"
// Loads: Tail
84
".inst 0x25286581 // psel p1.h, p9.h/Z, p12.h[w12]\n"
85
".inst 0x25286160 // psel p0.h, p8.h/Z, p11.h[w12]\n"
86
".inst 0xe0490720 // ld1h { za0h.h[x12] }, p1/Z, [x25, x9, LSL #1]\n"
87
"sub x20, %x[width], x11\n"
88
".inst 0xe04902e8 // ld1h { za1h.h[x12] }, p0/Z, [x23, x9, LSL #1]\n"
89
"cmp x20, x10\n"
90
"csel x20, x20, x10, LT\n"
91
".inst 0x25386580 // psel p0.h, p9.h/Z, p12.h[w12, #1]\n"
92
".inst 0xe04902c1 // ld1h { za0h.h[x12, #1] }, p0/Z, [x22, x9, LSL #1]\n"
93
".inst 0x25386160 // psel p0.h, p8.h/Z, p11.h[w12, #1]\n"
94
"add x20, x20, #0x1\n"
95
".inst 0xe04902a9 // ld1h { za1h.h[x12, #1] }, p0/Z, [x21, x9, LSL #1]\n"
96
"mov x12, #0x0\n"
97
"lsr x20, x20, #0x1\n"
98
"4:"
// Stores: Loop
99
".inst 0x25307540 // psel p0.s, p13.s/Z, p10.s[w12]\n"
100
".inst 0xe0bf8380 // st1w { za0v.s[x12] }, p0/Z, [x28, XZR, LSL #2]\n"
101
".inst 0x25307540 // psel p0.s, p13.s/Z, p10.s[w12]\n"
102
".inst 0xe0af8384 // st1w { za1v.s[x12] }, p0/Z, [x28, x15, LSL #2]\n"
103
".inst 0x25307541 // psel p1.s, p13.s/Z, p10.s[w12]\n"
104
".inst 0x25307540 // psel p0.s, p13.s/Z, p10.s[w12]\n"
105
".inst 0xe0ae8788 // st1w { za2v.s[x12] }, p1/Z, [x28, x14, LSL #2]\n"
106
".inst 0xe0ad838c // st1w { za3v.s[x12] }, p0/Z, [x28, x13, LSL #2]\n"
107
"add x12, x12, #0x1\n"
108
"cmp x12, x20\n"
109
"addvl x28, x28, #4\n"
110
"blt 4b\n"
111
"inch x11\n"
112
"whilelt p10.h, x11, %x[width]\n"
113
"whilelt p9.h, x11, %x[width]\n"
114
"whilelt p8.h, x11, %x[width]\n"
115
"inch x9\n"
116
"b.any 1b\n"
117
"mov %x[out], x28\n"
118
".inst 0xd503467f // SMSTOP\n"
119
: [out]
"+&r"
(out)
120
: [height]
"r"
(height), [in]
"r"
(in), [row_offset]
"r"
(row_offset), [width]
"r"
(width)
121
:
"cc"
,
"memory"
,
"p0"
,
"p1"
,
"p2"
,
"p3"
,
"p4"
,
"p5"
,
"p6"
,
"p7"
,
"p8"
,
"p9"
,
"p10"
,
"p11"
,
"p12"
,
"p13"
,
"p14"
,
"p15"
,
"x9"
,
"x10"
,
"x11"
,
"x12"
,
"x13"
,
"x14"
,
"x15"
,
"x16"
,
"x20"
,
"x21"
,
"x22"
,
"x23"
,
"x24"
,
"x25"
,
"x26"
,
"x27"
,
"x28"
,
"z0"
,
"z1"
,
"z2"
,
"z3"
,
"z4"
,
"z5"
,
"z6"
,
"z7"
,
"z8"
,
"z9"
,
"z10"
,
"z11"
,
"z12"
,
"z13"
,
"z14"
,
"z15"
,
"z16"
,
"z17"
,
"z18"
,
"z19"
,
"z20"
,
"z21"
,
"z22"
,
"z23"
,
"z24"
,
"z25"
,
"z26"
,
"z27"
,
"z28"
,
"z29"
,
"z30"
,
"z31"
122
);
123
}
124
125
#endif // defined(ARM_COMPUTE_ENABLE_SME)
arm_gemm::bfloat16
arm_compute::bfloat16 bfloat16
Definition:
bfloat.hpp:30
src
core
NEON
kernels
arm_gemm
indirect-interleaves
sme_interleave4VL_block2_bf16_bf16.hpp
Generated on Mon Apr 29 2024 10:53:55 for Compute Library by
1.8.17