

# Arm Neon Intrinsic Reference

**arm**

**2021Q2**

Date of Issue: 02 July 2021

# Table of Contents

<b>1 Preface</b>	<b>8</b>
1.1 Abstract	8
1.2 Latest release and defects report	8
1.3 License	8
1.4 About the license	8
1.5 Contributions	8
1.6 Trademark notice	8
1.7 Copyright	8
1.8 Document history	8
<b>2 List of Intrinsic</b>	<b>9</b>
2.1 Basic intrinsic	9
2.1.1 Vector arithmetic	9
2.1.1.1 Add	9
2.1.1.2 Multiply	21
2.1.1.3 Polynomial	47
2.1.1.4 Division	47
2.1.1.5 Subtract	47
2.1.1.6 Absolute	57
2.1.1.7 Maximum	64
2.1.1.8 Minimum	65
2.1.1.9 Rounding	67
2.1.1.10 Reciprocal	68
2.1.1.11 Square root	71
2.1.1.12 Pairwise arithmetic	71
2.1.1.13 Across vector arithmetic	78
2.1.2 Compare	82
2.1.2.1 Bitwise equal	82
2.1.2.2 Bitwise equal to zero	84
2.1.2.3 Greater than or equal to	86
2.1.2.4 Less than or equal to	88
2.1.2.5 Greater than	91
2.1.2.6 Less than	94
2.1.2.7 Absolute greater than or equal to	97
2.1.2.8 Absolute less than or equal to	97
2.1.2.9 Absolute greater than	98
2.1.2.10 Absolute less than	99
2.1.2.11 Bitwise not equal to zero	99

2.1.3	Shift	101
2.1.3.1	Left	101
2.1.3.2	Right	118
2.1.4	Data type conversion	135
2.1.4.1	Conversions	135
2.1.4.2	Reinterpret casts	141
2.1.5	Move	159
2.1.5.1	Narrow	159
2.1.5.2	Widen	160
2.1.5.3	Saturating narrow	161
2.1.6	Scalar arithmetic	163
2.1.6.1	Vector multiply-accumulate by scalar	163
2.1.6.2	Vector multiply-subtract by scalar	168
2.1.6.3	Vector multiply by scalar	173
2.1.6.4	Vector multiply by scalar and widen	177
2.1.6.5	Vector multiply-accumulate by scalar and widen	179
2.1.6.6	Fused multiply-accumulate by scalar	182
2.1.7	Logical	183
2.1.7.1	Negate	183
2.1.7.2	Saturating Negate	183
2.1.7.3	Bitwise NOT	184
2.1.7.4	AND	185
2.1.7.5	OR	186
2.1.7.6	Exclusive OR	188
2.1.7.7	OR-NOT	189
2.1.8	Bit manipulation	191
2.1.8.1	Count leading sign bits	191
2.1.8.2	Count leading zeros	191
2.1.8.3	Population count	192
2.1.8.4	Bitwise clear	192
2.1.8.5	Bitwise select	194
2.1.9	Vector manipulation	196
2.1.9.1	Copy vector lane	196
2.1.9.2	Reverse bits within elements	203
2.1.9.3	Create vector	203
2.1.9.4	Set all lanes to the same value	204
2.1.9.5	Combine vectors	211
2.1.9.6	Split vectors	212
2.1.9.7	Extract one element from vector	214

2.1.9.8	Extract vector from a pair of vectors	218
2.1.9.9	Reverse elements	221
2.1.9.10	Zip elements	223
2.1.9.11	Unzip elements	228
2.1.9.12	Transpose elements	233
2.1.9.13	Set vector lane	238
2.1.10	Load	241
2.1.10.1	Stride	241
2.1.10.2	Load	278
2.1.11	Store	278
2.1.11.1	Stride	278
2.1.11.2	Store	311
2.1.12	Table lookup	311
2.1.12.1	Table lookup	311
2.1.12.2	Extended table lookup	315
2.2	Crypto	319
2.2.1	Cryptography	319
2.2.1.1	AES	319
2.2.1.2	SHA1	319
2.2.1.3	SHA256	320
2.2.2	Vector arithmetic	321
2.2.2.1	Polynomial	321
2.3	CRC32	322
2.3.1	Cryptography	322
2.3.1.1	CRC32	322
2.4	sqrmlah intrinsics (From ARMv8.1-A)	323
2.4.1	Vector arithmetic	323
2.4.1.1	Multiply	323
2.5	fp16 scalar intrinsics (available through <arm_fp16.h> from ARMv8.2-A)	327
2.5.1	Vector arithmetic	327
2.5.1.1	Absolute	327
2.5.1.2	Reciprocal	328
2.5.1.3	Rounding	328
2.5.1.4	Square root	329
2.5.1.5	Add	329
2.5.1.6	Division	329
2.5.1.7	Maximum	329
2.5.1.8	Minimum	329
2.5.1.9	Multiply	330

2.5.1.10 Subtract	330
2.5.2 Compare	330
2.5.2.1 Bitwise equal to zero	330
2.5.2.2 Greater than or equal to zero	331
2.5.2.3 Greater than zero	331
2.5.2.4 Less than or equal to zero	331
2.5.2.5 Less than zero	331
2.5.2.6 Absolute greater than or equal to	331
2.5.2.7 Absolute greater than	331
2.5.2.8 Absolute less than or equal to	332
2.5.2.9 Absolute less than	332
2.5.2.10 Equal to	332
2.5.2.11 Greater than or equal to	332
2.5.2.12 Greater than	332
2.5.2.13 Less than or equal to	332
2.5.2.14 Less than	333
2.5.3 Data type conversion	333
2.5.3.1 Conversions	333
2.5.4 Logical	336
2.5.4.1 Negate	336
2.6 fp16 vector intrinsics (from ARMv8.2-A)	336
2.6.1 Vector arithmetic	336
2.6.1.1 Absolute	336
2.6.1.2 Reciprocal	336
2.6.1.3 Rounding	337
2.6.1.4 Square root	338
2.6.1.5 Add	338
2.6.1.6 Division	338
2.6.1.7 Maximum	339
2.6.1.8 Minimum	339
2.6.1.9 Multiply	340
2.6.1.10 Pairwise arithmetic	344
2.6.1.11 Subtract	346
2.6.2 Compare	346
2.6.2.1 Bitwise equal to zero	346
2.6.2.2 Greater than or equal to zero	346
2.6.2.3 Greater than zero	346
2.6.2.4 Less than or equal to zero	346
2.6.2.5 Less than zero	347

2.6.2.6	Absolute greater than or equal to	347
2.6.2.7	Absolute greater than	347
2.6.2.8	Absolute less than or equal to	347
2.6.2.9	Absolute less than	348
2.6.2.10	Equal to	348
2.6.2.11	Greater than or equal to	348
2.6.2.12	Greater than	348
2.6.2.13	Less than or equal to	349
2.6.2.14	Less than	349
2.6.3	Data type conversion	349
2.6.3.1	Conversions	349
2.6.4	Logical	351
2.6.4.1	Negate	351
2.7	Additional intrinsics added in ACLE 3.0 for data processing (Always available)	352
2.7.1	Bit manipulation	352
2.7.1.1	Bitwise select	352
2.7.2	Vector manipulation	352
2.7.2.1	Zip elements	352
2.7.2.2	Unzip elements	353
2.7.2.3	Transpose elements	353
2.7.2.4	Set all lanes to the same value	354
2.7.2.5	Extract vector from a pair of vectors	354
2.7.2.6	Reverse elements	355
2.7.3	Move	355
2.7.3.1	Vector move	355
2.8	Dot Product intrinsics added for ARMv8.2-a and newer. Requires the +dotprod architecture extension.	355
2.8.1	Vector arithmetic	355
2.8.1.1	Dot product	355
2.9	Armv8.4-a intrinsics.	357
2.9.1	Cryptography	357
2.9.1.1	SHA512	357
2.9.1.2	SM3	357
2.9.1.3	SM4	358
2.9.2	Logical	359
2.9.2.1	Exclusive OR	359
2.9.2.2	Rotate and exclusive OR	359
2.9.2.3	Exclusive OR and rotate	360
2.9.2.4	Bit clear and exclusive OR	360
2.10	FP16 Armv8.4-a	361

2.10.1	Vector arithmetic	361
2.10.1.1	Multiply	361
2.11	Complex operations from Armv8.3-a	364
2.11.1	Complex arithmetic	364
2.11.1.1	Complex addition	364
2.11.1.2	Complex multiply-accumulate	365
2.11.1.3	Complex multiply-accumulate by scalar	367
2.12	Floating-point rounding intrinsics from Armv8.5-A	372
2.12.1	Vector arithmetic	372
2.12.1.1	Rounding	372
2.13	Matrix multiplication intrinsics from Armv8.6-A	373
2.13.1	Vector arithmetic	373
2.13.1.1	Matrix multiply	373
2.13.1.2	Dot product	373
2.14	Bfloat16 intrinsics Requires the +bf16 architecture extension.	374
2.14.1	Vector manipulation	374
2.14.1.1	Create vector	374
2.14.1.2	Set all lanes to the same value	374
2.14.1.3	Combine vectors	375
2.14.1.4	Split vectors	375
2.14.1.5	Set vector lane	376
2.14.1.6	Copy vector lane	376
2.14.2	Load	377
2.14.2.1	Stride	377
2.14.3	Store	379
2.14.3.1	Stride	379
2.14.4	Data type conversion	382
2.14.4.1	Reinterpret casts	382
2.14.4.2	Conversions	384
2.14.5	Vector arithmetic	385
2.14.5.1	Dot product	385
2.14.5.2	Matrix multiply	386
2.14.5.3	Multiply	386
2.14.6	Scalar arithmetic	386
2.14.6.1	Vector multiply-accumulate by scalar	386

# 1 Preface

## 1.1 Abstract

This document is complementary to the main Arm C Language Extensions (ACLE) specification, which can be found on the [ACLE project on GitHub](#).

## 1.2 Latest release and defects report

For the latest release of this document, see the [ACLE project on GitHub](#).

Please report defects in this specification to the [issue tracker page on GitHub](#).

## 1.3 License

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Grant of Patent License. Subject to the terms and conditions of this license (both the Public License and this Patent License), each Licensor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Licensed Material, where such license applies only to those patent claims licensable by such Licensor that are necessarily infringed by their contribution(s) alone or by combination of their contribution(s) with the Licensed Material to which such contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Licensed Material or a contribution incorporated within the Licensed Material constitutes direct or contributory patent infringement, then any licenses granted to You under this license for that Licensed Material shall terminate as of the date such litigation is filed.

## 1.4 About the license

As identified more fully in the [License](#) section, this project is licensed under CC-BY-SA-4.0 along with an additional patent license. The language in the additional patent license is largely identical to that in Apache-2.0 (specifically, Section 3 of Apache-2.0 as reflected at <https://www.apache.org/licenses/LICENSE-2.0>) with two exceptions.

First, several changes were made related to the defined terms so as to reflect the fact that such defined terms need to align with the terminology in CC-BY-SA-4.0 rather than Apache-2.0 (e.g., changing “Work” to “Licensed Material”).

Second, the defensive termination clause was changed such that the scope of defensive termination applies to “any licenses granted to You” (rather than “any patent licenses granted to You”). This change is intended to help maintain a healthy ecosystem by providing additional protection to the community against patent litigation claims.

## 1.5 Contributions

Contributions to this project are licensed under an inbound=outbound model such that any such contributions are licensed by the contributor under the same terms as those in the LICENSE file.

## 1.6 Trademark notice

The text of and illustrations in this document are licensed by Arm under a Creative Commons Attribution–Share Alike 4.0 International license (“CC-BY-SA-4.0”), with an additional clause on patents. The Arm trademarks featured here are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Please visit <https://www.arm.com/company/policies/trademarks> for more information about Arm’s trademarks.

## 1.7 Copyright

Copyright (c) 2014-2021, Arm Limited and its affiliates. All rights reserved.

## 1.8 Document history

Issue	Date	Change
A	09 May 2014	First release
B	24 March 2016	Updated for ARMv8.1

Issue	Date	Change
C	30 March 2019	Version ACLE Q1 2019
D	30 June 2019	Version ACLE Q2 2019
E	30 Sept 2019	Version ACLE Q3 2019
F	30 May 2020	Version ACLE Q2 2020
G	30 October 2020	Version ACLE Q2 2020
H	02 July 2021	2021Q2

## 2 List of Intrinsic

### 2.1 Basic intrinsics

The intrinsics in this section are guarded by the macro `__ARM_FEATURE_SVE`.

#### 2.1.1 Vector arithmetic

##### 2.1.1.1 Add

##### 2.1.1.1.1 Addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vadd_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vaddq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vadd_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vaddq_s16( int16x8_t a, int16x8q_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vadd_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vaddq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x1_t vadd_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>ADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vaddq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADD Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vadd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vaddq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vadd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vaddq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vadd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vaddq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vadd_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>ADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vaddq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADD Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>float32x2_t vadd_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vaddq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1_t vadd_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vaddq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FADD Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64_t vadd_s64(int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>ADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vadd_u64(uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>ADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.1.2 Widening addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vaddl_s8(int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SADDL Vd.8H, Vn.8B, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vaddl_s16(int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SADDL Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vaddl_s32(int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SADDL Vd.2D, Vn.2S, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vaddl_u8(uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UADDL Vd.8H, Vn.8B, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vaddl_u16(uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UADDL Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vaddl_u32(uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UADDL Vd.2D, Vn.2S, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vaddl_high_s8(int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SADDL2 Vd.8H, Vn.16B, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vaddl_high_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SADDL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vaddl_high_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SADDL2 Vd.2D, Vn.4S, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vaddl_high_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UADDL2 Vd.8H, Vn.16B, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vaddl_high_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UADDL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vaddl_high_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UADDL2 Vd.2D, Vn.4S, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x8_t vaddw_s8( int16x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8B</code>	<code>SADDW Vd.8H, Vn.8H, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vaddw_s16( int32x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4H</code>	<code>SADDW Vd.4S, Vn.4S, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vaddw_s32( int64x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2S</code>	<code>SADDW Vd.2D, Vn.2D, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vaddw_u8( uint16x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8B</code>	<code>UADDW Vd.8H, Vn.8H, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vaddw_u16( uint32x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4H</code>	<code>UADDW Vd.4S, Vn.4S, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vaddw_u32( uint64x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2S</code>	<code>UADDW Vd.2D, Vn.2D, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vaddw_high_s8( int16x8_t a, int8x16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.16B</code>	<code>SADDW2 Vd.8H, Vn.8H, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vaddw_high_s16( int32x4_t a, int16x8_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.8H</code>	<code>SADDW2 Vd.4S, Vn.4S, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vaddw_high_s32( int64x2_t a, int32x4_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.4S</code>	<code>SADDW2 Vd.2D, Vn.2D, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vaddw_high_u8( uint16x8_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.16B</code>	<code>UADDW2 Vd.8H, Vn.8H, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vaddw_high_u16( uint32x4_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.8H</code>	<code>UADDW2 Vd.4S, Vn.4S, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vaddw_high_u32( uint64x2_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.4S</code>	<code>UADDW2 Vd.2D, Vn.2D, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.1.3 Narrowing addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vhadd_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SHADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vhaddq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SHADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vhadd_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SHADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vhaddq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SHADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vhadd_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SHADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vhaddq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SHADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vhadd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UHADD Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vhaddq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UHADD Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vhadd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UHADD Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vhaddq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UHADD Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vhadd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UHADD Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vhaddq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UHADD Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int8x8_t vrhadd_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SRHADD Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vrhaddq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SRHADD Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vrhadd_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SRHADD Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vrhaddq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SRHADD Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vrhadd_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SRHADD Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vrhaddq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SRHADD Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vrhadd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>URHADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vrhaddq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>URHADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vrhadd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>URHADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vrhaddq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>URHADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vrhadd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>URHADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vrhaddq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>URHADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int8x8_t vaddhn_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDHN Vd.8B, Vn.8H, Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vaddhn_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDHN Vd.4H, Vn.4S, Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vaddhn_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDHN Vd.2S, Vn.2D, Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vaddhn_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDHN Vd.8B, Vn.8H, Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vaddhn_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDHN Vd.4H, Vn.4S, Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vaddhn_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDHN Vd.2S, Vn.2D, Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vaddhn_high_s16( int8x8_t r, int16x8_t a, int16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vaddhn_high_s32( int16x4_t r, int32x4_t a, int32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vaddhn_high_s64( int32x2_t r, int64x2_t a, int64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vaddhn_high_u16( uint8x8_t r, uint16x8_t a, uint16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vaddhn_high_u32( uint16x4_t r, uint32x4_t a, uint32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vaddhn_high_u64( uint32x2_t r, uint64x2_t a, uint64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int8x8_t vraddhn_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RADDHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vraddhn_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RADDHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vraddhn_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RADDHN Vd.2S,Vn.2D,Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vraddhn_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RADDHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vraddhn_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RADDHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vraddhn_u64(   uint64x2_t a,   uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RADDHN Vd.2S, Vn.2D, Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vraddhn_high_s16(   int8x8_t r,   int16x8_t a,   int16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RADDHN2 Vd.16B, Vn.8H, Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vraddhn_high_s32(   int16x4_t r,   int32x4_t a,   int32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RADDHN2 Vd.8H, Vn.4S, Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vraddhn_high_s64(   int32x2_t r,   int64x2_t a,   int64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RADDHN2 Vd.4S, Vn.2D, Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vraddhn_high_u16(   uint8x8_t r,   uint16x8_t a,   uint16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RADDHN2 Vd.16B, Vn.8H, Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vraddhn_high_u32(   uint16x4_t r,   uint32x4_t a,   uint32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RADDHN2 Vd.8H, Vn.4S, Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vraddhn_high_u64(   uint32x2_t r,   uint64x2_t a,   uint64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RADDHN2 Vd.4S, Vn.2D, Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64

#### 2.1.1.1.4 Saturating addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqadd_s8(   int8x8_t a,   int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SQADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vqaddq_s8(   int8x16_t a,   int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SQADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqadd_s16(   int16x4_t a,   int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vqaddq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqadd_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqaddq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqadd_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqaddq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SQADD Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqadd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UQADD Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vqaddq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UQADD Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqadd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UQADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqaddq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UQADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqadd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UQADD Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vqaddq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UQADD Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqadd_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vqaddq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UQADD Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int8_t vqaddb_s8( int8_t a, int8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>SQADD Bd, Bn, Bm</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqaddh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQADD Hd, Hn, Hm</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqadds_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQADD Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqaddd_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vqaddb_u8( uint8_t a, uint8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>UQADD Bd, Bn, Bm</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqaddh_u16( uint16_t a, uint16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>UQADD Hd, Hn, Hm</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqadds_u32( uint32_t a, uint32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>UQADD Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vqaddd_u64( uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQADD Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>int8x8_t vuqadd_s8( int8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B</code>	<code>SUQADD Vd.8B, Vn.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vuqaddq_s8( int8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B</code>	<code>SUQADD Vd.16B, Vn.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x4_t vuqadd_s16( int16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H</code>	<code>SUQADD Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vuqaddq_s16( int16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H</code>	<code>SUQADD Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vuqadd_s32( int32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S</code>	<code>SUQADD Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vuqaddq_s32( int32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S</code>	<code>SUQADD Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x1_t vuqadd_s64( int64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dd b -&gt; Dn</code>	<code>SUQADD Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vuqaddq_s64( int64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D</code>	<code>SUQADD Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int8_t vuqaddb_s8( int8_t a, uint8_t b)</code>	<code>a -&gt; Bd b -&gt; Bn</code>	<code>SUQADD Bd,Bn</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vuqaddh_s16( int16_t a, uint16_t b)</code>	<code>a -&gt; Hd b -&gt; Hn</code>	<code>SUQADD Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vuqadds_s32( int32_t a, uint32_t b)</code>	<code>a -&gt; Sd b -&gt; Sn</code>	<code>SUQADD Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vuqaddd_s64( int64_t a, uint64_t b)</code>	<code>a -&gt; Dd b -&gt; Dn</code>	<code>SUQADD Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint8x8_t vsqadd_u8( uint8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B</code>	<code>USQADD Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vsqaddq_u8( uint8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B</code>	<code>USQADD Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vsqadd_u16( uint16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H</code>	<code>USQADD Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vsqaddq_u16( uint16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H</code>	<code>USQADD Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vsqadd_u32( uint32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S</code>	<code>USQADD Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vsqaddq_u32( uint32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S</code>	<code>USQADD Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vsqadd_u64( uint64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dd b -&gt; Dn</code>	<code>USQADD Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vsqaddq_u64( uint64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D</code>	<code>USQADD Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8_t vsqaddb_u8( uint8_t a, int8_t b)</code>	<code>a -&gt; Bd b -&gt; Bn</code>	<code>USQADD Bd,Bn</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vsqaddh_u16( uint16_t a, int16_t b)</code>	<code>a -&gt; Hd b -&gt; Hn</code>	<code>USQADD Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vsqadds_u32( uint32_t a, int32_t b)</code>	<code>a -&gt; Sd b -&gt; Sn</code>	<code>USQADD Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vsqaddd_u64( uint64_t a, int64_t b)</code>	<code>a -&gt; Dd b -&gt; Dn</code>	<code>USQADD Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

## 2.1.1.2 Multiply

### 2.1.1.2.1 Multiplication

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vmul_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>MUL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vmulq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>MUL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vmul_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>MUL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmulq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>MUL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmul_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>MUL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmulq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>MUL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vmul_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>MUL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vmulq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>MUL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmul_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>MUL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmulq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>MUL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmul_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>MUL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmulq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>MUL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmul_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMUL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vmulq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMUL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vmul_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FMUL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMUL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x2_t vmull_high_u32(uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UMULL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.2.2 Multiply extended

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vmulx_f32(float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMULX Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vmulxq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMULX Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vmulx_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FMULX Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulxq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMULX Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vmulxs_f32(float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FMULX Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vmulxd_f64(float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FMULX Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vmulx_lane_f32(float32x2_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMULX Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vmulxq_lane_f32(float32x4_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMULX Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vmulx_lane_f64(float64x1_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMULX Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulxq_lane_f64(float64x2_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Vn.2D v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMULX Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vmulxs_lane_f32(float32_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMULX Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vmulxd_lane_f64(float64_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMULX Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vmulx_laneq_f32(float32x2_t a, float32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMULX Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vmulxq_laneq_f32(float32x4_t a, float32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMULX Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vmulx_laneq_f64(float64x1_t a, float64x2_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMULX Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulxq_laneq_f64(float64x2_t a, float64x2_t v, const int lane)</code>	<code>a -&gt; Vn.2D v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMULX Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vmulxs_laneq_f32(float32_t a, float32x4_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMULX Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float64_t vmulxd_laneq_f64(     float64_t a,     float64x2_t v,     const int lane)</pre>	<pre>a -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</pre>	FMULX Dd,Dn,Vm.D[lane]	Dd -> result	A64

### 2.1.1.2.3 Multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int8x8_t vmla_s8(     int8x8_t a,     int8x8_t b,     int8x8_t c)</pre>	<pre>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</pre>	MLA Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<pre>int8x16_t vmlaq_s8(     int8x16_t a,     int8x16_t b,     int8x16_t c)</pre>	<pre>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</pre>	MLA Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<pre>int16x4_t vmla_s16(     int16x4_t a,     int16x4_t b,     int16x4_t c)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</pre>	MLA Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	v7/A32/A64
<pre>int16x8_t vmlaq_s16(     int16x8_t a,     int16x8_t b,     int16x8_t c)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</pre>	MLA Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	v7/A32/A64
<pre>int32x2_t vmla_s32(     int32x2_t a,     int32x2_t b,     int32x2_t c)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</pre>	MLA Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	v7/A32/A64
<pre>int32x4_t vmlaq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t c)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</pre>	MLA Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	v7/A32/A64
<pre>uint8x8_t vmla_u8(     uint8x8_t a,     uint8x8_t b,     uint8x8_t c)</pre>	<pre>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</pre>	MLA Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<pre>uint8x16_t vmlaq_u8(     uint8x16_t a,     uint8x16_t b,     uint8x16_t c)</pre>	<pre>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</pre>	MLA Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vmla_u16( uint16x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>MLA Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmlaq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>MLA Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmla_u32( uint32x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>MLA Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlaq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>MLA Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmla_f32( float32x2_t a, float32x2_t b, float32x2_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 1</code>	N/A	v7/A32/A64
<code>float32x4_t vmlaq_f32( float32x4_t a, float32x4_t b, float32x4_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 3</code>	N/A	v7/A32/A64
<code>float64x1_t vmla_f64( float64x1_t a, float64x1_t b, float64x1_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c[i]) for i = 0</code>	N/A	A64
<code>float64x2_t vmlaq_f64( float64x2_t a, float64x2_t b, float64x2_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 1</code>	N/A	A64
<code>int8x8_t vmls_s8( int8x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>MLS Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vmlsq_s8( int8x16_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>MLS Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vmls_s16( int16x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>MLS Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmlsq_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>MLS Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmls_s32( int32x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>MLS Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlsq_s32( int32x4_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>MLS Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vmls_u8( uint8x8_t a, uint8x8_t b, uint8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>MLS Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vmlsq_u8( uint8x16_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>MLS Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmls_u16( uint16x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>MLS Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmlsq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>MLS Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmls_u32( uint32x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>MLS Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlsq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>MLS Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vmls_f32( float32x2_t a, float32x2_t b, float32x2_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 1</code>	N/A	v7/A32/A64
<code>float32x4_t vmlsq_f32( float32x4_t a, float32x4_t b, float32x4_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 3</code>	N/A	v7/A32/A64
<code>float64x1_t vmls_f64( float64x1_t a, float64x1_t b, float64x1_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c[i]) for i = 0</code>	N/A	A64
<code>float64x2_t vmlsq_f64( float64x2_t a, float64x2_t b, float64x2_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 1</code>	N/A	A64

#### 2.1.1.2.4 Multiply-accumulate and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vmlal_s8( int16x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>SMLAL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlal_s16( int32x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SMLAL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmlal_s32( int64x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SMLAL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmlal_u8( uint16x8_t a, uint8x8_t b, uint8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>UMLAL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlal_u16( uint32x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>UMLAL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vmlal_u32( uint64x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>UMLAL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmlal_high_s8( int16x8_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>SMLAL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vmlal_high_s16( int32x4_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SMLAL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmlal_high_s32( int64x2_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SMLAL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vmlal_high_u8( uint16x8_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>UMLAL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vmlal_high_u16( uint32x4_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>UMLAL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmlal_high_u32( uint64x2_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>UMLAL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x8_t vmlsl_s8( int16x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>SMLSL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlsl_s16( int32x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SMLSL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmlsl_s32( int64x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SMLSL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vmlsl_u8(   uint16x8_t a,   uint8x8_t b,   uint8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>UMLSL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlsl_u16(   uint32x4_t a,   uint16x4_t b,   uint16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>UMLSL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vmlsl_u32(   uint64x2_t a,   uint32x2_t b,   uint32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>UMLSL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmlsl_high_s8(   int16x8_t a,   int8x16_t b,   int8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>SMLSL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vmlsl_high_s16(   int32x4_t a,   int16x8_t b,   int16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SMLSL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmlsl_high_s32(   int64x2_t a,   int32x4_t b,   int32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SMLSL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vmlsl_high_u8(   uint16x8_t a,   uint8x16_t b,   uint8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>UMLSL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vmlsl_high_u16(   uint32x4_t a,   uint16x8_t b,   uint16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>UMLSL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmlsl_high_u32(   uint64x2_t a,   uint32x4_t b,   uint32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>UMLSL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.2.5 Fused multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vfma_f32( float32x2_t a, float32x2_t b, float32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>FMLA Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vfmaq_f32( float32x4_t a, float32x4_t b, float32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>FMLA Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vfma_f64( float64x1_t a, float64x1_t b, float64x1_t c)</code>	<code>b -&gt; Dn c -&gt; Dm a -&gt; Da</code>	<code>FMADD Dd,Dn,Dm,Da</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmaq_f64( float64x2_t a, float64x2_t b, float64x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D c -&gt; Vm.2D</code>	<code>FMLA Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vfma_lane_f32( float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLA Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vfmaq_lane_f32( float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLA Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vfma_lane_f64( float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLA Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmaq_lane_f64( float64x2_t a, float64x2_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLA Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vfmas_lane_f32( float32_t a, float32_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Sd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLA Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64_t vfmad_lane_f64(float64_t a, float64_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLA Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vfma_laneq_f32(float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLA Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vfmaq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLA Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vfma_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLA Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmaq_laneq_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLA Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vfmas_laneq_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Sd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLA Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vfmad_laneq_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLA Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vfms_f32(float32x2_t a, float32x2_t b, float32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>FMLS Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vfmsq_f32(float32x4_t a, float32x4_t b, float32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>FMLS Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1_t vfms_f64( float64x1_t a, float64x1_t b, float64x1_t c)</code>	<code>b -&gt; Dn c -&gt; Dm a -&gt; Da</code>	<code>FMSUB Dd,Dn,Dm,Da</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmsq_f64( float64x2_t a, float64x2_t b, float64x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D c -&gt; Vm.2D</code>	<code>FMLS Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vfms_lane_f32( float32x2_t a, float32x2_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLS Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vfmsq_lane_f32( float32x4_t a, float32x4_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLS Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vfms_lane_f64( float64x1_t a, float64x1_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLS Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmsq_lane_f64( float64x2_t a, float64x2_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLS Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vfms_lane_f32( float32_t a, float32_t b, float32x2_t v, const int lane)</code>	<code>a -&gt; Sd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMLS Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vfmsd_lane_f64( float64_t a, float64_t b, float64x1_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMLS Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vfms_laneq_f32( float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLS Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vfmsq_laneq_f32(float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLS Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vfms_laneq_f64(float64x1_t a, float64x1_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLS Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmsq_laneq_f64(float64x2_t a, float64x2_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLS Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vfms_laneq_f32(float32_t a, float32_t b, float32x4_t v, const int lane)</code>	<code>a -&gt; Sd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMLS Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vfmsd_laneq_f64(float64_t a, float64_t b, float64x2_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMLS Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.2.6 Saturating multiply

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vqdmulh_s16(int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQDMULH Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqdmulhq_s16(int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQDMULH Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqdmulh_s32(int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQDMULH Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqdmulhq_s32(int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQDMULH Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16_t vqdmulhh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQDMULH Hd, Hn, Hm</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqdmulhs_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQDMULH Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64
<code>int16x4_t vqrdmulh_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQRDMULH Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqrdmulhq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQRDMULH Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqrdmulh_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQRDMULH Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqrdmulhq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQRDMULH Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int16_t vqrdmulhh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQRDMULH Hd, Hn, Hm</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqrdmulhs_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQRDMULH Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64
<code>int32x4_t vqdmull_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQDMULL Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqdmull_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQDMULL Vd.2D, Vn.2S, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32_t vqdmullh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQDMULL Sd, Hn, Hm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmull_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQDMULL Dd, Sn, Sm</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vqdmull_high_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQDMULL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmull_high_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQDMULL2 Vd.2D, Vn.4S, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.2.7 Saturating multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vqdmmlal_s16( int32x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SQDMLAL Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqdmmlal_s32( int64x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SQDMLAL Vd.2D, Vn.2S, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32_t vqdmmlalh_s16( int32_t a, int16_t b, int16_t c)</code>	<code>a -&gt; Sd b -&gt; Hn c -&gt; Hm</code>	<code>SQDMLAL Sd, Hn, Hm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmmlals_s32( int64_t a, int32_t b, int32_t c)</code>	<code>a -&gt; Dd b -&gt; Sn c -&gt; Sm</code>	<code>SQDMLAL Dd, Sn, Sm</code>	<code>Dd -&gt; result</code>	A64
<code>int32x4_t vqdmmlal_high_s16( int32x4_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SQDMLAL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmmlal_high_s32( int64x2_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SQDMLAL2 Vd.2D, Vn.4S, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vqdmmlsl_s16( int32x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SQDMLSL Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vqdmmlsl_s32( int64x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SQDMLSL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32_t vqdmmlslh_s16( int32_t a, int16_t b, int16_t c)</code>	<code>a -&gt; Sd b -&gt; Hn c -&gt; Hm</code>	<code>SQDMLSL Sd,Hn,Hm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmmlsls_s32( int64_t a, int32_t b, int32_t c)</code>	<code>a -&gt; Dd b -&gt; Sn c -&gt; Sm</code>	<code>SQDMLSL Dd,Sn,Sm</code>	<code>Dd -&gt; result</code>	A64
<code>int32x4_t vqdmmlsl_high_s16( int32x4_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SQDMLSL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmmlsl_high_s32( int64x2_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SQDMLSL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vqdmmlal_lane_s16( int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqdmmlal_lane_s32( int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32_t vqdmmlalh_lane_s16( int32_t a, int16_t b, int16x4_t v, const int lane)</code>	<code>a -&gt; Sd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMLAL Sd,Hn,Vm.H[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmmlals_lane_s32( int64_t a, int32_t b, int32x2_t v, const int lane)</code>	<code>a -&gt; Dd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMLAL Dd,Sn,Vm.S[lane]</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x4_t vqdmmlal_high_lane_s16(   int32x4_t a,   int16x8_t b,   int16x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlal_high_lane_s32(   int64x2_t a,   int32x4_t b,   int32x2_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vqdmmlal_laneq_s16(   int32x4_t a,   int16x4_t b,   int16x8_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlal_laneq_s32(   int64x2_t a,   int32x2_t b,   int32x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32_t vqdmmlalh_laneq_s16(   int32_t a,   int16_t b,   int16x8_t v,   const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLAL Sd,Hn,Vm.H[lane]</pre>	<pre>Sd -&gt; result</pre>	A64
<pre>int64_t vqdmmlals_laneq_s32(   int64_t a,   int32_t b,   int32x4_t v,   const int lane)</pre>	<pre>a -&gt; Dd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLAL Dd,Sn,Vm.S[lane]</pre>	<pre>Dd -&gt; result</pre>	A64
<pre>int32x4_t vqdmmlal_high_laneq_s16(   int32x4_t a,   int16x8_t b,   int16x8_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlal_high_laneq_s32(   int64x2_t a,   int32x4_t b,   int32x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x4_t vqdmmlsl_lane_s16(     int32x4_t a,     int16x4_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>int64x2_t vqdmmlsl_lane_s32(     int64x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	v7/A32/A64
<pre>int32_t vqdmmlslh_lane_s16(     int32_t a,     int16_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL Sd,Hn,Vm.H[lane]</pre>	<pre>Sd -&gt; result</pre>	A64
<pre>int64_t vqdmmlsls_lane_s32(     int64_t a,     int32_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Dd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQDMLSL Dd,Sn,Vm.S[lane]</pre>	<pre>Dd -&gt; result</pre>	A64
<pre>int32x4_t vqdmmlsl_high_lane_s16(     int32x4_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlsl_high_lane_s32(     int64x2_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vqdmmlsl_laneeq_s16(     int32x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlsl_laneeq_s32(     int64x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32_t vqdmulsh_laneq_s16(     int32_t a,     int16_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLSL Sd,Hn,Vm.H[lane]</pre>	<pre>Sd -&gt; result</pre>	A64
<pre>int64_t vqdmulsl_laneq_s32(     int64_t a,     int32_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Dd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL Dd,Sn,Vm.S[lane]</pre>	<pre>Dd -&gt; result</pre>	A64
<pre>int32x4_t vqdmulsl_high_laneq_s16(     int32x4_t a,     int16x8_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmulsl_high_laneq_s32(     int64x2_t a,     int32x4_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64

#### 2.1.1.2.8 Widening multiplication

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int16x8_t vmull_s8(     int8x8_t a,     int8x8_t b)</pre>	<pre>a -&gt; Vn.8B b -&gt; Vm.8B</pre>	<pre>SMULL Vd.8H,Vn.8B,Vm.8B</pre>	<pre>Vd.8H -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vmull_s16(     int16x4_t a,     int16x4_t b)</pre>	<pre>a -&gt; Vn.4H b -&gt; Vm.4H</pre>	<pre>SMULL Vd.4S,Vn.4H,Vm.4H</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>int64x2_t vmull_s32(     int32x2_t a,     int32x2_t b)</pre>	<pre>a -&gt; Vn.2S b -&gt; Vm.2S</pre>	<pre>SMULL Vd.2D,Vn.2S,Vm.2S</pre>	<pre>Vd.2D -&gt; result</pre>	v7/A32/A64
<pre>uint16x8_t vmull_u8(     uint8x8_t a,     uint8x8_t b)</pre>	<pre>a -&gt; Vn.8B b -&gt; Vm.8B</pre>	<pre>UMULL Vd.8H,Vn.8B,Vm.8B</pre>	<pre>Vd.8H -&gt; result</pre>	v7/A32/A64
<pre>uint32x4_t vmull_u16(     uint16x4_t a,     uint16x4_t b)</pre>	<pre>a -&gt; Vn.4H b -&gt; Vm.4H</pre>	<pre>UMULL Vd.4S,Vn.4H,Vm.4H</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vmull_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UMULL Vd.2D, Vn.2S, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmull_high_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SMULL2 Vd.8H, Vn.16B, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vmull_high_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SMULL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmull_high_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SMULL2 Vd.2D, Vn.4S, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vmull_high_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMULL2 Vd.8H, Vn.16B, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vmull_high_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UMULL2 Vd.4S, Vn.8H, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64

### 2.1.1.2.9 Saturating multiply by scalar and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vqdmull_n_s16( int16x4_t a, int16_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.H[0]</code>	<code>SQDMULL Vd.4S, Vn.4H, Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqdmull_n_s32( int32x2_t a, int32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>SQDMULL Vd.2D, Vn.2S, Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqdmull_high_n_s16( int16x8_t a, int16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.H[0]</code>	<code>SQDMULL2 Vd.4S, Vn.8H, Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmull_high_n_s32( int32x4_t a, int32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>SQDMULL2 Vd.2D, Vn.4S, Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vqdmull_lane_s16( int16x4_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vqdmull_lane_s32( int32x2_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32_t vqdmullh_lane_s16( int16_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL Sd,Hn,Vm.H[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmulls_lane_s32( int32_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULL Dd,Sn,Vm.S[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>int32x4_t vqdmull_high_lane_s16( int16x8_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmull_high_lane_s32( int32x4_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vqdmull_laneq_s16( int16x4_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vqdmull_laneq_s32( int32x2_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32_t vqdmullh_laneq_s16( int16_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULL Sd,Hn,Vm.H[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqdmulls_laneq_s32( int32_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL Dd,Sn,Vm.S[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>int32x4_t vqdmull_high_laneq_s16( int16x8_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vqdmull_high_laneq_s32( int32x4_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x4_t vqdmulh_n_s16( int16x4_t a, int16_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.H[0]</code>	<code>SQDMULH Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqdmulhq_n_s16( int16x8_t a, int16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.H[0]</code>	<code>SQDMULH Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqdmulh_n_s32( int32x2_t a, int32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>SQDMULH Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqdmulhq_n_s32( int32x4_t a, int32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>SQDMULH Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqdmulh_lane_s16( int16x4_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqdmulhq_lane_s16( int16x8_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqdmulh_lane_s32( int32x2_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULH Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqdmulhq_lane_s32( int32x4_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULH Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int16_t vqdmulhh_lane_s16( int16_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqdmulhs_lane_s32( int32_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQDMULH Sd,Sn,Vm.H[lane]</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vqdmulh_laneq_s16( int16x4_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULH Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vqdmulhq_laneq_s16( int16x8_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULH Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vqdmulh_laneq_s32( int32x2_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vqdmulhq_laneq_s32( int32x4_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int16_t vqdmulhh_laneq_s16( int16_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQDMULH Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqdmulhs_laneq_s32( int32_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQDMULH Sd,Sn,Vm.H[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int16x4_t vqrdmulh_n_s16( int16x4_t a, int16_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.H[0]</code>	<code>SQRDMULH Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqrdmulhq_n_s16( int16x8_t a, int16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.H[0]</code>	<code>SQRDMULH Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqrdmulh_n_s32( int32x2_t a, int32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>SQRDMULH Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqrdmulhq_n_s32( int32x4_t a, int32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>SQRDMULH Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqrdmulh_lane_s16( int16x4_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQRDMULH Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vqrdmulhq_lane_s16( int16x8_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQRDMULH Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqrdmulh_lane_s32( int32x2_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQRDMULH Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqrdmulhq_lane_s32( int32x4_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQRDMULH Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int16_t vqrdmulhh_lane_s16( int16_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SQRDMULH Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqrdmulhs_lane_s32( int32_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SQRDMULH Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int16x4_t vqrdmulh_laneq_s16( int16x4_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQRDMULH Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vqrdmulhq_laneq_s16( int16x8_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQRDMULH Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vqrdmulh_laneq_s32( int32x2_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQRDMULH Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vqrdmulhq_laneq_s32( int32x4_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SQRDMULH Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int16_t vqrdmulhh_laneq_s16( int16_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SQRDMULH Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32_t vqrdmulhs_laneq_s32(     int32_t a,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMULH Sd,Sn,Vm.S[lane]</pre>	<pre>Sd -&gt; result</pre>	A64

### 2.1.1.2.10 Saturating multiply-accumulate by scalar and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x4_t vqdmmlal_n_s16(     int32x4_t a,     int16x4_t b,     int16_t c)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</pre>	<pre>SQDMLAL Vd.4S,Vn.4H,Vm.H[0]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>int64x2_t vqdmmlal_n_s32(     int64x2_t a,     int32x2_t b,     int32_t c)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</pre>	<pre>SQDMLAL Vd.2D,Vn.2S,Vm.S[0]</pre>	<pre>Vd.2D -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vqdmmlal_high_n_s16(     int32x4_t a,     int16x8_t b,     int16_t c)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</pre>	<pre>SQDMLAL2 Vd.4S,Vn.8H,Vm.H[0]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlal_high_n_s32(     int64x2_t a,     int32x4_t b,     int32_t c)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</pre>	<pre>SQDMLAL2 Vd.2D,Vn.4S,Vm.S[0]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vqdmmlsl_n_s16(     int32x4_t a,     int16x4_t b,     int16_t c)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</pre>	<pre>SQDMLSL Vd.4S,Vn.4H,Vm.H[0]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>int64x2_t vqdmmlsl_n_s32(     int64x2_t a,     int32x2_t b,     int32_t c)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</pre>	<pre>SQDMLSL Vd.2D,Vn.2S,Vm.S[0]</pre>	<pre>Vd.2D -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vqdmmlsl_high_n_s16(     int32x4_t a,     int16x8_t b,     int16_t c)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</pre>	<pre>SQDMLSL2 Vd.4S,Vn.8H,Vm.H[0]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vqdmmlsl_high_n_s32(     int64x2_t a,     int32x4_t b,     int32_t c)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</pre>	<pre>SQDMLSL2 Vd.2D,Vn.4S,Vm.S[0]</pre>	<pre>Vd.2D -&gt; result</pre>	A64

### 2.1.1.3 Polynomial

#### 2.1.1.3.1 Polynomial multiply

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x8_t vmul_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>PMUL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vmulq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>PMUL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vmull_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>PMULL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vmull_high_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>PMULL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64

### 2.1.1.4 Division

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vdiv_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FDIV Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vdivq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FDIV Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vdiv_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FDIV Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vdivq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FDIV Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.5 Subtract

#### 2.1.1.5.1 Subtraction

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vsub_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsubq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vsub_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsubq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsub_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SUB Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vsubq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUB Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vsub_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SUB Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsubq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUB Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsub_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vsubq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsub_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsubq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vsub_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SUB Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsubq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUB Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vsub_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SUB Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsubq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUB Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>float32x2_t vsub_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FSUB Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vsubq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FSUB Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vsub_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FSUB Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vsubq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FSUB Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64_t vsubd_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SUB Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vsubd_u64( uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SUB Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.1.5.2 Widening subtraction

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vsubl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SSUBL Vd.8H, Vn.8B, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vsubl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SSUBL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsubl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SSUBL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsubl_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>USUBL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsubl_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>USUBL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsubl_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>USUBL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsubl_high_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SSUBL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vsubl_high_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SSUBL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vsubl_high_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SSUBL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vsubl_high_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>USUBL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vsubl_high_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>USUBL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vsubl_high_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>USUBL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x8_t vsubw_s8( int16x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8B</code>	<code>SSUBW Vd.8H,Vn.8H,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vsubw_s16( int32x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4H</code>	<code>SSUBW Vd.4S, Vn.4S, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsubw_s32( int64x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2S</code>	<code>SSUBW Vd.2D, Vn.2D, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsubw_u8( uint16x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8B</code>	<code>USUBW Vd.8H, Vn.8H, Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsubw_u16( uint32x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4H</code>	<code>USUBW Vd.4S, Vn.4S, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsubw_u32( uint64x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2S</code>	<code>USUBW Vd.2D, Vn.2D, Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsubw_high_s8( int16x8_t a, int8x16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.16B</code>	<code>SSUBW2 Vd.8H, Vn.8H, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vsubw_high_s16( int32x4_t a, int16x8_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.8H</code>	<code>SSUBW2 Vd.4S, Vn.4S, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vsubw_high_s32( int64x2_t a, int32x4_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.4S</code>	<code>SSUBW2 Vd.2D, Vn.2D, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vsubw_high_u8( uint16x8_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.16B</code>	<code>USUBW2 Vd.8H, Vn.8H, Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vsubw_high_u16( uint32x4_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.8H</code>	<code>USUBW2 Vd.4S, Vn.4S, Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vsubw_high_u32( uint64x2_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.4S</code>	<code>USUBW2 Vd.2D, Vn.2D, Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.5.3 Narrowing subtraction

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vhsb_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SHSUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vhsbq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SHSUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vhsb_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SHSUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vhsbq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SHSUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vhsb_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SHSUB Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vhsbq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SHSUB Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vhsb_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UHSUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vhsbq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UHSUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vhsb_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UHSUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vhsbq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UHSUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vhsb_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UHSUB Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vhsbq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UHSUB Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vsubhn_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUBHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vsubhn_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUBHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsubhn_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUBHN Vd.2S,Vn.2D,Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsubhn_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUBHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsubhn_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUBHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vsubhn_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUBHN Vd.2S,Vn.2D,Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsubhn_high_s16( int8x8_t r, int16x8_t a, int16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUBHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vsubhn_high_s32( int16x4_t r, int32x4_t a, int32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUBHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vsubhn_high_s64( int32x2_t r, int64x2_t a, int64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUBHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vsubhn_high_u16( uint8x8_t r, uint16x8_t a, uint16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SUBHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vsubhn_high_u32( uint16x4_t r, uint32x4_t a, uint32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SUBHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vsubhn_high_u64( uint32x2_t r, uint64x2_t a, uint64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SUBHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int8x8_t vsubhn_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RSUBHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vsubhn_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RSUBHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsubhn_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RSUBHN Vd.2S,Vn.2D,Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsubhn_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RSUBHN Vd.8B,Vn.8H,Vm.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsubhn_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RSUBHN Vd.4H,Vn.4S,Vm.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vsubhn_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RSUBHN Vd.2S,Vn.2D,Vm.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsubhn_high_s16( int8x8_t r, int16x8_t a, int16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RSUBHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vsubhn_high_s32( int16x4_t r, int32x4_t a, int32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RSUBHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vsubhn_high_s64( int32x2_t r, int64x2_t a, int64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RSUBHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vsubhn_high_u16( uint8x8_t r, uint16x8_t a, uint16x8_t b)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>RSUBHN2 Vd.16B,Vn.8H,Vm.8H</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vrsubhn_high_u32( uint16x4_t r, uint32x4_t a, uint32x4_t b)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>RSUBHN2 Vd.8H,Vn.4S,Vm.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vrsubhn_high_u64( uint32x2_t r, uint64x2_t a, uint64x2_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RSUBHN2 Vd.4S,Vn.2D,Vm.2D</code>	<code>Vd.4S -&gt; result</code>	A64

#### 2.1.1.5.4 Saturating subtract

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqsub_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SQSUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vqsubq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SQSUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqsub_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQSUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqsubq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQSUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqsub_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQSUB Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqsubq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQSUB Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqsub_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQSUB Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqsubq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SQSUB Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vqsub_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UQSUB Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vqsubq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UQSUB Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqsub_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UQSUB Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqsubq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UQSUB Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqsub_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UQSUB Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vqsubq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UQSUB Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqsub_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQSUB Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vqsubq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UQSUB Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int8_t vqsubb_s8( int8_t a, int8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>SQSUB Bd,Bn,Bm</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqsubh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQSUB Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqsubs_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQSUB Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqsubd_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQSUB Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8_t vqsubb_u8( uint8_t a, uint8_t b)</code>	a -> Bn b -> Bm	UQSUB Bd,Bn,Bm	Bd -> result	A64
<code>uint16_t vqsubh_u16( uint16_t a, uint16_t b)</code>	a -> Hn b -> Hm	UQSUB Hd,Hn,Hm	Hd -> result	A64
<code>uint32_t vqsubs_u32( uint32_t a, uint32_t b)</code>	a -> Sn b -> Sm	UQSUB Sd,Sn,Sm	Sd -> result	A64
<code>uint64_t vqsubd_u64( uint64_t a, uint64_t b)</code>	a -> Dn b -> Dm	UQSUB Dd,Dn,Dm	Dd -> result	A64

### 2.1.1.6 Absolute

#### 2.1.1.6.1 Absolute difference

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vabd_s8( int8x8_t a, int8x8_t b)</code>	a -> Vn.8B b -> Vm.8B	SABD Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int8x16_t vabdq_s8( int8x16_t a, int8x16_t b)</code>	a -> Vn.16B b -> Vm.16B	SABD Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>int16x4_t vabd_s16( int16x4_t a, int16x4_t b)</code>	a -> Vn.4H b -> Vm.4H	SABD Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	v7/A32/A64
<code>int16x8_t vabdq_s16( int16x8_t a, int16x8_t b)</code>	a -> Vn.8H b -> Vm.8H	SABD Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	v7/A32/A64
<code>int32x2_t vabd_s32( int32x2_t a, int32x2_t b)</code>	a -> Vn.2S b -> Vm.2S	SABD Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	v7/A32/A64
<code>int32x4_t vabdq_s32( int32x4_t a, int32x4_t b)</code>	a -> Vn.4S b -> Vm.4S	SABD Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vabd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UABD Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vabdq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UABD Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vabd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UABD Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vabdq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UABD Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vabd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UABD Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vabdq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UABD Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vabd_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FABD Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vabdq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FABD Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vabd_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FABD Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vabdq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FABD Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vabds_f32( float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FABD Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vabdd_f64( float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FABD Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.6.2 Widening absolute difference

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vabdl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SABDL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vabdl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SABDL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vabdl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SABDL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vabdl_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UABDL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vabdl_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UABDL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vabdl_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UABDL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vabdl_high_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SABDL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vabdl_high_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SABDL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vabdl_high_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SABDL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vabdl_high_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UABDL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vabdl_high_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UABDL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vabdl_high_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UABDL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.6.3 Absolute difference and accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vaba_s8( int8x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>SABA Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vabaq_s8( int8x16_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>SABA Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vaba_s16( int16x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SABA Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vabaq_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SABA Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vaba_s32( int32x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SABA Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vabaq_s32( int32x4_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SABA Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vaba_u8( uint8x8_t a, uint8x8_t b, uint8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>UABA Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vabaq_u8( uint8x16_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>UABA Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vaba_u16( uint16x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>UABA Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vabaq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>UABA Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vaba_u32( uint32x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>UABA Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vabaq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>UABA Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

#### 2.1.1.6.4 Widening absolute difference and accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vabal_s8( int16x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>SABAL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vabal_s16( int32x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>SABAL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vabal_s32( int64x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>SABAL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vabal_u8( uint16x8_t a, uint8x8_t b, uint8x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>UABAL Vd.8H,Vn.8B,Vm.8B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vabal_u16( uint32x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>UABAL Vd.4S,Vn.4H,Vm.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vabal_u32( uint64x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.2S</code>	<code>UABAL Vd.2D,Vn.2S,Vm.2S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vabal_high_s8( int16x8_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>SABAL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vabal_high_s16( int32x4_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>SABAL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vabal_high_s32( int64x2_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SABAL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vabal_high_u8( uint16x8_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>UABAL2 Vd.8H,Vn.16B,Vm.16B</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vabal_high_u16( uint32x4_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>UABAL2 Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vabal_high_u32( uint64x2_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>UABAL2 Vd.2D,Vn.4S,Vm.4S</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.6.5 Absolute value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vabs_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>ABS Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vabsq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>ABS Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vabs_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>ABS Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vabsq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>ABS Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vabs_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>ABS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vabsq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>ABS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vabs_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FABS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vabsq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FABS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vabs_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>ABS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64_t vabsd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>ABS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vabsq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>ABS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64x1_t vabs_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FABS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vabsq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FABS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64

#### 2.1.1.6.6 Saturating absolute value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqabs_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SQABS Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vqabsq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SQABS Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqabs_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SQABS Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqabsq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SQABS Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqabs_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>SQABS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqabsq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SQABS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqabs_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>SQABS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vqabsq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>SQABS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int8_t vqabsb_s8(int8_t a)</code>	<code>a -&gt; Bn</code>	<code>SQABS Bd,Bn</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqabsh_s16(int16_t a)</code>	<code>a -&gt; Hn</code>	<code>SQABS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqabss_s32(int32_t a)</code>	<code>a -&gt; Sn</code>	<code>SQABS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqabsd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>SQABS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.7 Maximum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vmax_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SMAX Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vmaxq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SMAX Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vmax_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SMAX Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmaxq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SMAX Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmax_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SMAX Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmaxq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SMAX Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vmax_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UMAX Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vmaxq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMAX Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmax_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UMAX Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmaxq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UMAX Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmax_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UMAX Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmaxq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UMAX Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vmax_f32(float32x2_t a, float32x2_t b)</code>	a -> Vn.2S b -> Vm.2S	FMAX Vd.2S, Vn.2S, Vm.2S	Vd.2S -> result	v7/A32/A64
<code>float32x4_t vmaxq_f32(float32x4_t a, float32x4_t b)</code>	a -> Vn.4S b -> Vm.4S	FMAX Vd.4S, Vn.4S, Vm.4S	Vd.4S -> result	v7/A32/A64
<code>float64x1_t vmax_f64(float64x1_t a, float64x1_t b)</code>	a -> Dn b -> Dm	FMAX Dd, Dn, Dm	Dd -> result	A64
<code>float64x2_t vmaxq_f64(float64x2_t a, float64x2_t b)</code>	a -> Vn.2D b -> Vm.2D	FMAX Vd.2D, Vn.2D, Vm.2D	Vd.2D -> result	A64

### 2.1.1.8 Minimum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vmin_s8(int8x8_t a, int8x8_t b)</code>	a -> Vn.8B b -> Vm.8B	SMIN Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int8x16_t vminq_s8(int8x16_t a, int8x16_t b)</code>	a -> Vn.16B b -> Vm.16B	SMIN Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64
<code>int16x4_t vmin_s16(int16x4_t a, int16x4_t b)</code>	a -> Vn.4H b -> Vm.4H	SMIN Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	v7/A32/A64
<code>int16x8_t vminq_s16(int16x8_t a, int16x8_t b)</code>	a -> Vn.8H b -> Vm.8H	SMIN Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	v7/A32/A64
<code>int32x2_t vmin_s32(int32x2_t a, int32x2_t b)</code>	a -> Vn.2S b -> Vm.2S	SMIN Vd.2S, Vn.2S, Vm.2S	Vd.2S -> result	v7/A32/A64
<code>int32x4_t vminq_s32(int32x4_t a, int32x4_t b)</code>	a -> Vn.4S b -> Vm.4S	SMIN Vd.4S, Vn.4S, Vm.4S	Vd.4S -> result	v7/A32/A64
<code>uint8x8_t vmin_u8(uint8x8_t a, uint8x8_t b)</code>	a -> Vn.8B b -> Vm.8B	UMIN Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vminq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMIN Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmin_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UMIN Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vminq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UMIN Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmin_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UMIN Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vminq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UMIN Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmin_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMIN Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vminq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMIN Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vmin_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FMIN Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vminq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMIN Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vmaxnm_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMAXNM Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vmaxnmq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMAXNM Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float64x1_t vmaxnm_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FMAXNM Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float64x2_t vmaxnmq_f64(float64x2_t a, float64x2_t b)	a -> Vn.2D b -> Vm.2D	FMAXNM Vd.2D, Vn.2D, Vm.2D	Vd.2D -> result	A64
float32x2_t vminnm_f32(float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	FMINNM Vd.2S, Vn.2S, Vm.2S	Vd.2S -> result	A32/A64
float32x4_t vminnmq_f32(float32x4_t a, float32x4_t b)	a -> Vn.4S b -> Vm.4S	FMINNM Vd.4S, Vn.4S, Vm.4S	Vd.4S -> result	A32/A64
float64x1_t vminnm_f64(float64x1_t a, float64x1_t b)	a -> Dn b -> Dm	FMINNM Dd, Dn, Dm	Dd -> result	A64
float64x2_t vminnmq_f64(float64x2_t a, float64x2_t b)	a -> Vn.2D b -> Vm.2D	FMINNM Vd.2D, Vn.2D, Vm.2D	Vd.2D -> result	A64

### 2.1.1.9 Rounding

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x2_t vrnd_f32(float32x2_t a)	a -> Vn.2S	FRINTZ Vd.2S, Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndq_f32(float32x4_t a)	a -> Vn.4S	FRINTZ Vd.4S, Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrnd_f64(float64x1_t a)	a -> Dn	FRINTZ Dd, Dn	Dd -> result	A64
float64x2_t vrndq_f64(float64x2_t a)	a -> Vn.2D	FRINTZ Vd.2D, Vn.2D	Vd.2D -> result	A64
float32x2_t vrndn_f32(float32x2_t a)	a -> Vn.2S	FRINTN Vd.2S, Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndnq_f32(float32x4_t a)	a -> Vn.4S	FRINTN Vd.4S, Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrndn_f64(float64x1_t a)	a -> Dn	FRINTN Dd, Dn	Dd -> result	A32/A64
float64x2_t vrndnq_f64(float64x2_t a)	a -> Vn.2D	FRINTN Vd.2D, Vn.2D	Vd.2D -> result	A32/A64
float32_t vrndns_f32(float32_t a)	a -> Sn	FRINTN Sd, Sn	Sd -> result	A32/A64
float32x2_t vrndm_f32(float32x2_t a)	a -> Vn.2S	FRINTM Vd.2S, Vn.2S	Vd.2S -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x4_t vrndmq_f32(float32x4_t a)	a -> Vn.4S	FRINTM Vd.4S,Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrndm_f64(float64x1_t a)	a -> Dn	FRINTM Dd,Dn	Dd -> result	A64
float64x2_t vrndmq_f64(float64x2_t a)	a -> Vn.2D	FRINTM Vd.2D,Vn.2D	Vd.2D -> result	A64
float32x2_t vrndp_f32(float32x2_t a)	a -> Vn.2S	FRINTP Vd.2S,Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndpq_f32(float32x4_t a)	a -> Vn.4S	FRINTP Vd.4S,Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrndp_f64(float64x1_t a)	a -> Dn	FRINTP Dd,Dn	Dd -> result	A64
float64x2_t vrndpq_f64(float64x2_t a)	a -> Vn.2D	FRINTP Vd.2D,Vn.2D	Vd.2D -> result	A64
float32x2_t vrnda_f32(float32x2_t a)	a -> Vn.2S	FRINTA Vd.2S,Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndaq_f32(float32x4_t a)	a -> Vn.4S	FRINTA Vd.4S,Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrnda_f64(float64x1_t a)	a -> Dn	FRINTA Dd,Dn	Dd -> result	A64
float64x2_t vrndaq_f64(float64x2_t a)	a -> Vn.2D	FRINTA Vd.2D,Vn.2D	Vd.2D -> result	A64
float32x2_t vrndi_f32(float32x2_t a)	a -> Vn.2S	FRINTI Vd.2S,Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndiq_f32(float32x4_t a)	a -> Vn.4S	FRINTI Vd.4S,Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrndi_f64(float64x1_t a)	a -> Dn	FRINTI Dd,Dn	Dd -> result	A64
float64x2_t vrndiq_f64(float64x2_t a)	a -> Vn.2D	FRINTI Vd.2D,Vn.2D	Vd.2D -> result	A64
float32x2_t vrndx_f32(float32x2_t a)	a -> Vn.2S	FRINTX Vd.2S,Vn.2S	Vd.2S -> result	A32/A64
float32x4_t vrndxq_f32(float32x4_t a)	a -> Vn.4S	FRINTX Vd.4S,Vn.4S	Vd.4S -> result	A32/A64
float64x1_t vrndx_f64(float64x1_t a)	a -> Dn	FRINTX Dd,Dn	Dd -> result	A64
float64x2_t vrndxq_f64(float64x2_t a)	a -> Vn.2D	FRINTX Vd.2D,Vn.2D	Vd.2D -> result	A64

### 2.1.1.10 Reciprocal

#### 2.1.1.10.1 Reciprocal estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vrecpe_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>URECPE Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vrecpeq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>URECPE Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vrecpe_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FRECPE Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vrecpeq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FRECPE Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vrecpe_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRECPE Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrecpeq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FRECPE Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vrecpes_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FRECPE Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vrecped_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FRECPE Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vrecps_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FRECPS Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vrecpsq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FRECPS Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vrecps_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FRECPS Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrecpsq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FRECPS Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vrecpss_f32( float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FRECPS Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vrecpsd_f64( float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FRECPS Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.10.2 Reciprocal square-root estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vrsqrte_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>URSQRTE Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vrsqrteq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>URSQRTE Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vrsqrte_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FRSQRTE Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vrsqrteq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FRSQRTE Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vrsqrte_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRSQRTE Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrsqrteq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FRSQRTE Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vrsqrtes_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FRSQRTE Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vrsqrtesd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FRSQRTE Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float32x2_t vrsqrts_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FRSQRTS Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vrsqrtsq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FRSQRTS Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vrsqrts_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FRSQRTS Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrsqrtsq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FRSQRTS Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vrsqrtss_f32( float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FRSQRTS Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vrsqrtsd_f64( float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FRSQRTS Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.10.3 Reciprocal exponent

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32_t vrecpxs_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FRECPX Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vrecpxd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FRECPX Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.11 Square root

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vsqrt_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FSQRT Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vsqrtq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FSQRT Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vsqrt_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FSQRT Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vsqrtq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FSQRT Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.1.12 Pairwise arithmetic

#### 2.1.1.12.1 Pairwise addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vpadd_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ADDP Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vpadd_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ADDP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vpadd_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ADDP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vpadd_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ADDP Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vpadd_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ADDP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vpadd_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ADDP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vpadd_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FADDP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vpadddq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ADDP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vpadddq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vpadddq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vpadddq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x16_t vpadddq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ADDP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vpadddq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ADDP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vpadddq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ADDP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vpadddq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ADDP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x4_t vpadddq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FADDP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vpadddq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FADDP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64_t vpaddd_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>ADDP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vpaddd_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>ADDP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64
<code>float32_t vpaddd_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FADDP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vpaddd_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FADDP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.12.2 Pairwise addition and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vpadddl_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SADDLP Vd.4H, Vn.8B</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vpadddlq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SADDLP Vd.8H, Vn.16B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vpadddl_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SADDLP Vd.2S, Vn.4H</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vpadddlq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SADDLP Vd.4S, Vn.8H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vpadddl_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>SADDLP Vd.1D, Vn.2S</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>int64x2_t vpadddlq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SADDLP Vd.2D, Vn.4S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vpadddl_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>UADDLP Vd.4H, Vn.8B</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vpadddlq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>UADDLP Vd.8H, Vn.16B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vpadddl_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>UADDLP Vd.2S, Vn.4H</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vpadddlq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>UADDLP Vd.4S, Vn.8H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vpadddl_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>UADDLP Vd.1D, Vn.2S</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vpadddlq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>UADDLP Vd.2D, Vn.4S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x4_t vpadal_s8( int16x4_t a, int8x8_t b)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.8B</code>	<code>SADALP Vd.4H, Vn.8B</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vpadalq_s8( int16x8_t a, int8x16_t b)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B</code>	<code>SADALP Vd.8H, Vn.16B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vpadal_s16( int32x2_t a, int16x4_t b)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.4H</code>	<code>SADALP Vd.2S, Vn.4H</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vpadalq_s16( int32x4_t a, int16x8_t b)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H</code>	<code>SADALP Vd.4S, Vn.8H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vpadal_s32( int64x1_t a, int32x2_t b)</code>	<code>a -&gt; Vd.1D b -&gt; Vn.2S</code>	<code>SADALP Vd.1D, Vn.2S</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vpadalq_s32( int64x2_t a, int32x4_t b)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S</code>	<code>SADALP Vd.2D, Vn.4S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vpadal_u8( uint16x4_t a, uint8x8_t b)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.8B</code>	<code>UADALP Vd.4H, Vn.8B</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vpadalq_u8( uint16x8_t a, uint8x16_t b)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.16B</code>	<code>UADALP Vd.8H, Vn.16B</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vpadal_u16( uint32x2_t a, uint16x4_t b)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.4H</code>	<code>UADALP Vd.2S, Vn.4H</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vpadalq_u16( uint32x4_t a, uint16x8_t b)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H</code>	<code>UADALP Vd.4S, Vn.8H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vpadal_u32( uint64x1_t a, uint32x2_t b)</code>	<code>a -&gt; Vd.1D b -&gt; Vn.2S</code>	<code>UADALP Vd.1D, Vn.2S</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vpadalq_u32( uint64x2_t a, uint32x4_t b)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S</code>	<code>UADALP Vd.2D, Vn.4S</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

### 2.1.1.12.3 Pairwise maximum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vpmmax_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SMAXP Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vpmmax_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SMAXP Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vpmmax_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SMAXP Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vpmmax_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UMAXP Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vpmuax_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UMAXP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vpmuax_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UMAXP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vpmuax_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMAXP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vpmuaxq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SMAXP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vpmuaxq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SMAXP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vpmuaxq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SMAXP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vpmuaxq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMAXP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vpmuaxq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UMAXP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vpmuaxq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UMAXP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float32x4_t vpmuaxq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMAXP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vpmuaxq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMAXP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vpmuaxs_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMAXP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vpmuaxqd_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMAXP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32_t vpmxnmfs_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMAXNMP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vpmxnmfd_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMAXNMP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.1.12.4 Pairwise minimum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vpmi_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SMINP Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vpmi_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SMINP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vpmi_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SMINP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vpmi_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UMINP Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vpmi_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UMINP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vpmi_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UMINP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vpmi_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMINP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vpmiq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SMINP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vpmiq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SMINP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vpmiq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SMINP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vpminq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMINP Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vpminq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UMINP Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vpminq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UMINP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float32x4_t vpminq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMINP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vpminq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMINP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vpmins_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMINP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64

#### 2.1.1.12.5 Pairwise maximum (IEEE754)

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vpmxnm_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMAXNMP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vpmxnmq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FMAXNMP Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vpmxnmq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FMAXNMP Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

#### 2.1.1.12.6 Pairwise minimum (IEEE754)

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vpmminm_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FMINNMP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vpminnmq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S</code> <code>b -&gt; Vm.4S</code>	<code>FMINNMP Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vpminnmq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D</code> <code>b -&gt; Vm.2D</code>	<code>FMINNMP Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64_t vpminqd_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMINP Dd, Vn.2D</code>	<code>Dd -&gt; result</code>	A64
<code>float32_t vpminnms_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMINNMP Sd, Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vpminnmqd_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMINNMP Dd, Vn.2D</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.13 Across vector arithmetic

#### 2.1.1.13.1 Addition across vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8_t vaddv_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>ADDV Bd, Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>int8_t vaddvq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>ADDV Bd, Vn.16B</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vaddv_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>ADDV Hd, Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vaddvq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>ADDV Hd, Vn.8H</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vaddv_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	<code>ADDP Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.S[0] -&gt; result</code>	A64
<code>int32_t vaddvq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>ADDV Sd, Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vaddvq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>ADDP Dd, Vn.2D</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vaddv_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>ADDV Bd, Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>uint8_t vaddvq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>ADDV Bd, Vn.16B</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vaddv_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>ADDV Hd, Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vaddvq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>ADDV Hd, Vn.8H</code>	<code>Hd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32_t vaddv_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	ADDP Vd.2S,Vn.2S,Vm.2S	Vd.S[0] -> result	A64
<code>uint32_t vaddvq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	ADDV Sd,Vn.4S	Sd -> result	A64
<code>uint64_t vaddvq_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	ADDP Dd,Vn.2D	Dd -> result	A64
<code>float32_t vaddv_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	FADDP Sd,Vn.2S	Sd -> result	A64
<code>float32_t vaddvq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code> <code>a -&gt; Vm.4S</code>	FADDP Vt.4S,Vn.4S,Vm.4S FADDP Sd,Vt.2S	Sd -> result	A64
<code>float64_t vaddvq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	FADDP Dd,Vn.2D	Dd -> result	A64

### 2.1.1.13.2 Addition across vector widening

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16_t vaddlv_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	SADDLV Hd,Vn.8B	Hd -> result	A64
<code>int16_t vaddlvq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	SADDLV Hd,Vn.16B	Hd -> result	A64
<code>int32_t vaddlv_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	SADDLV Sd,Vn.4H	Sd -> result	A64
<code>int32_t vaddlvq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	SADDLV Sd,Vn.8H	Sd -> result	A64
<code>int64_t vaddlv_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	SADDLP Vd.1D,Vn.2S	Dd -> result	A64
<code>int64_t vaddlvq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	SADDLV Dd,Vn.4S	Dd -> result	A64
<code>uint16_t vaddlv_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	UADDLV Hd,Vn.8B	Hd -> result	A64
<code>uint16_t vaddlvq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	UADDLV Hd,Vn.16B	Hd -> result	A64
<code>uint32_t vaddlv_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	UADDLV Sd,Vn.4H	Sd -> result	A64
<code>uint32_t vaddlvq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	UADDLV Sd,Vn.8H	Sd -> result	A64
<code>uint64_t vaddlv_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	UADDLP Vd.1D,Vn.2S	Dd -> result	A64
<code>uint64_t vaddlvq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	UADDLV Dd,Vn.4S	Dd -> result	A64

### 2.1.1.13.3 Maximum across vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8_t vmaxv_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SMAXV Bd,Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>int8_t vmaxvq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SMAXV Bd,Vn.16B</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vmaxv_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SMAXV Hd,Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vmaxvq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SMAXV Hd,Vn.8H</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vmaxv_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	<code>SMAXP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.S[0] -&gt; result</code>	A64
<code>int32_t vmaxvq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SMAXV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>uint8_t vmaxv_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>UMAXV Bd,Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>uint8_t vmaxvq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>UMAXV Bd,Vn.16B</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vmaxv_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>UMAXV Hd,Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vmaxvq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>UMAXV Hd,Vn.8H</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vmaxv_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	<code>UMAXP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.S[0] -&gt; result</code>	A64
<code>uint32_t vmaxvq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>UMAXV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vmaxv_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMAXP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vmaxvq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FMAXV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vmaxvq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMAXP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

### 2.1.1.13.4 Minimum across vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8_t vminv_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SMINV Bd,Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>int8_t vminvq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SMINV Bd,Vn.16B</code>	<code>Bd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16_t vminv_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SMINV Hd,Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vminvq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SMINV Hd,Vn.8H</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vminv_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	<code>SMINP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.S[0] -&gt; result</code>	A64
<code>int32_t vminvq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SMINV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>uint8_t vminv_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>UMINV Bd,Vn.8B</code>	<code>Bd -&gt; result</code>	A64
<code>uint8_t vminvq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>UMINV Bd,Vn.16B</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vminv_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>UMINV Hd,Vn.4H</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vminvq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>UMINV Hd,Vn.8H</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vminv_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code> <code>a -&gt; Vm.2S</code>	<code>UMINP Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.S[0] -&gt; result</code>	A64
<code>uint32_t vminvq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>UMINV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vminv_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMINP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vminvq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FMINV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vminvq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMINP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.1.13.5 Maximum across vector (IEEE754)

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32_t vmaxnmv_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMAXNMP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vmaxnmvq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FMAXNMV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vmaxnmvq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMAXNMP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.1.13.6 Minimum across vector (IEEE754)

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32_t vminnmv_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FMINNMP Sd,Vn.2S</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vminnmvq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FMINNMV Sd,Vn.4S</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vminnmvq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FMINNMP Dd,Vn.2D</code>	<code>Dd -&gt; result</code>	A64

## 2.1.2 Compare

### 2.1.2.1 Bitwise equal

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vceq_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMEQ Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vceqq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMEQ Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vceq_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMEQ Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vceqq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMEQ Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vceq_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMEQ Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vceqq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMEQ Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vceq_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMEQ Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vceqq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMEQ Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vceq_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMEQ Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vceqq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMEQ Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vceq_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMEQ Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vceqq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMEQ Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vceq_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FCMEQ Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vceqq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FCMEQ Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vceq_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMEQ Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vceqq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMEQ Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vceq_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMEQ Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vceqq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMEQ Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vceq_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMEQ Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vceqq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMEQ Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vceq_p64(poly64x1_t a, poly64x1_t b)</code>	a -> Dn b -> Dm	CMEQ Dd,Dn,Dm	Dd -> result	A32/A64
<code>uint64x2_t vceqq_p64(poly64x2_t a, poly64x2_t b)</code>	a -> Vn.2D b -> Vm.2D	CMEQ Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A32/A64
<code>uint64x1_t vceq_f64(float64x1_t a, float64x1_t b)</code>	a -> Dn b -> Dm	FCMEQ Dd,Dn,Dm	Dd -> result	A64
<code>uint64x2_t vceqq_f64(float64x2_t a, float64x2_t b)</code>	a -> Vn.2D b -> Vm.2D	FCMEQ Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A64
<code>uint64_t vceqd_s64(int64_t a, int64_t b)</code>	a -> Dn b -> Dm	CMEQ Dd,Dn,Dm	Dd -> result	A64
<code>uint64_t vceqd_u64(uint64_t a, uint64_t b)</code>	a -> Dn b -> Dm	CMEQ Dd,Dn,Dm	Dd -> result	A64
<code>uint32_t vceqs_f32(float32_t a, float32_t b)</code>	a -> Sn b -> Sm	FCMEQ Sd,Sn,Sm	Sd -> result	A64
<code>uint64_t vceqd_f64(float64_t a, float64_t b)</code>	a -> Dn b -> Dm	FCMEQ Dd,Dn,Dm	Dd -> result	A64

### 2.1.2.2 Bitwise equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vceqz_s8(int8x8_t a)</code>	a -> Vn.8B	CMEQ Vd.8B,Vn.8B,#0	Vd.8B -> result	A64
<code>uint8x16_t vceqzq_s8(int8x16_t a)</code>	a -> Vn.16B	CMEQ Vd.16B,Vn.16B,#0	Vd.16B -> result	A64
<code>uint16x4_t vceqz_s16(int16x4_t a)</code>	a -> Vn.4H	CMEQ Vd.4H,Vn.4H,#0	Vd.4H -> result	A64
<code>uint16x8_t vceqzq_s16(int16x8_t a)</code>	a -> Vn.8H	CMEQ Vd.8H,Vn.8H,#0	Vd.8H -> result	A64
<code>uint32x2_t vceqz_s32(int32x2_t a)</code>	a -> Vn.2S	CMEQ Vd.2S,Vn.2S,#0	Vd.2S -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vceqzq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CMEQ Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x8_t vceqz_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CMEQ Vd.8B,Vn.8B,#0</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vceqzq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CMEQ Vd.16B,Vn.16B,#0</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vceqz_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CMEQ Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vceqzq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CMEQ Vd.8H,Vn.8H,#0</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vceqz_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CMEQ Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vceqzq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CMEQ Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x2_t vceqz_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCMEQ Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vceqzq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCMEQ Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x8_t vceqz_p8(poly8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CMEQ Vd.8B,Vn.8B,#0</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vceqzq_p8(poly8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CMEQ Vd.16B,Vn.16B,#0</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint64x1_t vceqz_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vceqzq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMEQ Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vceqz_u64(uint64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vceqzq_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMEQ Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vceqz_p64(poly64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A32/A64
<code>uint64x2_t vceqzq_p64(poly64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMEQ Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>uint64x1_t vceqz_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vceqzq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCMEQ Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vceqzd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>CMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vceqzd_u64(uint64_t a)</code>	<code>a -&gt; Dn</code>	<code>CMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32_t vceqzs_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCMEQ Sd,Sn,#0</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vceqzd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMEQ Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.3 Greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vcge_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMGE Vd.8B,Vm.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcgeq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMGE Vd.16B,Vm.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcge_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMGE Vd.4H,Vm.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcgeq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMGE Vd.8H,Vm.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcge_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMGE Vd.2S,Vm.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcgeq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMGE Vd.4S,Vm.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vcge_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMHS Vd.8B,Vm.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcgeq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMHS Vd.16B,Vm.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcge_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMHS Vd.4H,Vm.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcgeq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMHS Vd.8H,Vm.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcge_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	CMHS Vd.2S, Vm.2S, Vn.2S	Vd.2S -> result	v7/A32/A64
<code>uint32x4_t vcgeq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	CMHS Vd.4S, Vm.4S, Vn.4S	Vd.4S -> result	v7/A32/A64
<code>uint32x2_t vcge_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	FCMGE Vd.2S, Vm.2S, Vn.2S	Vd.2S -> result	v7/A32/A64
<code>uint32x4_t vcgeq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	FCMGE Vd.4S, Vm.4S, Vn.4S	Vd.4S -> result	v7/A32/A64
<code>uint64x1_t vcge_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	CMGE Dd, Dn, Dm	Dd -> result	A64
<code>uint64x2_t vcgeq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	CMGE Vd.2D, Vm.2D, Vn.2D	Vd.2D -> result	A64
<code>uint64x1_t vcge_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	CMHS Dd, Dn, Dm	Dd -> result	A64
<code>uint64x2_t vcgeq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	CMHS Vd.2D, Vm.2D, Vn.2D	Vd.2D -> result	A64
<code>uint64x1_t vcge_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	FCMGE Dd, Dn, Dm	Dd -> result	A64
<code>uint64x2_t vcgeq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	FCMGE Vd.2D, Vm.2D, Vn.2D	Vd.2D -> result	A64
<code>uint64_t vcged_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	CMGE Dd, Dn, Dm	Dd -> result	A64
<code>uint64_t vcged_u64( uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	CMHS Dd, Dn, Dm	Dd -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32_t vcges_f32(float32_t a, float32_t b)</code>	a -> Sn b -> Sm	FCMGE Sd,Sn,Sm	Sd -> result	A64
<code>uint64_t vcged_f64(float64_t a, float64_t b)</code>	a -> Dn b -> Dm	FCMGE Dd,Dn,Dm	Dd -> result	A64
<code>uint8x8_t vcgez_s8(int8x8_t a)</code>	a -> Vn.8B	CMGE Vd.8B,Vn.8B,#0	Vd.8B -> result	A64
<code>uint8x16_t vcgezq_s8(int8x16_t a)</code>	a -> Vn.16B	CMGE Vd.16B,Vn.16B,#0	Vd.16B -> result	A64
<code>uint16x4_t vcgez_s16(int16x4_t a)</code>	a -> Vn.4H	CMGE Vd.4H,Vn.4H,#0	Vd.4H -> result	A64
<code>uint16x8_t vcgezq_s16(int16x8_t a)</code>	a -> Vn.8H	CMGE Vd.8H,Vn.8H,#0	Vd.8H -> result	A64
<code>uint32x2_t vcgez_s32(int32x2_t a)</code>	a -> Vn.2S	CMGE Vd.2S,Vn.2S,#0	Vd.2S -> result	A64
<code>uint32x4_t vcgezq_s32(int32x4_t a)</code>	a -> Vn.4S	CMGE Vd.4S,Vn.4S,#0	Vd.4S -> result	A64
<code>uint64x1_t vcgez_s64(int64x1_t a)</code>	a -> Dn	CMGE Dd,Dn,#0	Dd -> result	A64
<code>uint64x2_t vcgezq_s64(int64x2_t a)</code>	a -> Vn.2D	CMGE Vd.2D,Vn.2D,#0	Vd.2D -> result	A64
<code>uint32x2_t vcgez_f32(float32x2_t a)</code>	a -> Vn.2S	FCMGE Vd.2S,Vn.2S,#0	Vd.2S -> result	A64
<code>uint32x4_t vcgezq_f32(float32x4_t a)</code>	a -> Vn.4S	FCMGE Vd.4S,Vn.4S,#0	Vd.4S -> result	A64
<code>uint64x1_t vcgez_f64(float64x1_t a)</code>	a -> Dn	FCMGE Dd,Dn,#0	Dd -> result	A64
<code>uint64x2_t vcgezq_f64(float64x2_t a)</code>	a -> Vn.2D	FCMGE Vd.2D,Vn.2D,#0	Vd.2D -> result	A64
<code>uint64_t vcgezd_s64(int64_t a)</code>	a -> Dn	CMGE Dd,Dn,#0	Dd -> result	A64
<code>uint32_t vcgezs_f32(float32_t a)</code>	a -> Sn	FCMGE Sd,Sn,#0	Sd -> result	A64
<code>uint64_t vcgezd_f64(float64_t a)</code>	a -> Dn	FCMGE Dd,Dn,#0	Dd -> result	A64

#### 2.1.2.4 Less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vcle_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMGE Vd.8B, Vm.8B, Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcleq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMGE Vd.16B, Vm.16B, Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcle_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMGE Vd.4H, Vm.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcleq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMGE Vd.8H, Vm.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcle_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMGE Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcleq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMGE Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vcle_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMHS Vd.8B, Vm.8B, Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcleq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMHS Vd.16B, Vm.16B, Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcle_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMHS Vd.4H, Vm.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcleq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMHS Vd.8H, Vm.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcle_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMHS Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcleq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMHS Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcle_f32(float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FCMGE Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcleq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FCMGE Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vcle_s64(int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcleq_s64(int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMGE Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcle_u64(uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHS Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcleq_u64(uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMHS Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcle_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcleq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FCMGE Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vcled_s64(int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcled_u64(uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHS Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vcles_f32(float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FCMGE Sd, Sm, Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcled_f64(float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vclez_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CMLE Vd.8B,Vn.8B,#0</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vclezq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CMLE Vd.16B,Vn.16B,#0</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vclez_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CMLE Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vclezq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CMLE Vd.8H,Vn.8H,#0</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vclez_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CMLE Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vclezq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CMLE Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vclez_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMLE Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vclezq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMLE Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x2_t vclez_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CMLE Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vclezq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCMLE Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vclez_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMLE Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vclezq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCMLE Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vclezd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>CMLE Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vclezs_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCMLE Sd,Sn,#0</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vclezd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMLE Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.5 Greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vcgt_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMGT Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcgtq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMGT Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcgts16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMGT Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcgts16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMGT Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcgts32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMGT Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcgts32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMGT Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vcgts8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMHI Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcgts8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMHI Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcgts16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMHI Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcgts16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMHI Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcgts32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMHI Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcgts32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMHI Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcgtsf32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FCMGT Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcgtsf32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FCMGT Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vcgt_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGT Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcgtq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMGT Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcgt_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHI Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcgtq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMHI Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcgt_f64( float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGT Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcgtq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FCMGT Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vcgtd_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGT Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcgtd_u64( uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHI Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vcgts_f32( float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FCMGT Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcgtd_f64( float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGT Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint8x8_t vcgtz_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CMGT Vd.8B, Vn.8B, #0</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vcgtzq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CMGT Vd.16B, Vn.16B, #0</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vcgtz_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CMGT Vd.4H, Vn.4H, #0</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vcgtzq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CMGT Vd.8H, Vn.8H, #0</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcgtz_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CMGT Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vcgtzq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CMGT Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vcgtz_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMGT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcgtzq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMGT Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x2_t vcgtz_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCMGT Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vcgtzq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCMGT Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vcgtz_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMGT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcgtzq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCMGT Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vcgtzd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>CMGT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vcgtzs_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCMGT Sd,Sn,#0</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcgtzd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMGT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.6 Less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vclt_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMGT Vd.8B,Vm.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcltq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMGT Vd.16B,Vm.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vclt_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMGT Vd.4H,Vm.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcltq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMGT Vd.8H,Vm.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vclt_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMGT Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcltq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMGT Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vclt_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMHI Vd.8B, Vm.8B, Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcltq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMHI Vd.16B, Vm.16B, Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vclt_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMHI Vd.4H, Vm.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcltq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMHI Vd.8H, Vm.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vclt_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMHI Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcltq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMHI Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vclt_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FCMGT Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcltq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FCMGT Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vclt_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGT Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcltq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMGT Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vclt_u64(   uint64x1_t a,   uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHI Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcltq_u64(   uint64x2_t a,   uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMHI Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vclt_f64(   float64x1_t a,   float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGT Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcltq_f64(   float64x2_t a,   float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FCMGT Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vcltd_s64(   int64_t a,   int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMGT Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcltd_u64(   uint64_t a,   uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMHI Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vclts_f32(   float32_t a,   float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FCMGT Sd, Sm, Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcltd_f64(   float64_t a,   float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FCMGT Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint8x8_t vcltz_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CMLT Vd.8B, Vn.8B, #0</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vcltzq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CMLT Vd.16B, Vn.16B, #0</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vcltz_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CMLT Vd.4H, Vn.4H, #0</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vcltzq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CMLT Vd.8H, Vn.8H, #0</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vcltz_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CMLT Vd.2S, Vn.2S, #0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vcltzq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CMLT Vd.4S, Vn.4S, #0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vcltz_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>CMLT Dd, Dn, #0</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vcltzq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>CMLT Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x2_t vcltz_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCMLT Vd.2S,Vn.2S,#0</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vcltzq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCMLT Vd.4S,Vn.4S,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vcltz_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMLT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcltzq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCMLT Vd.2D,Vn.2D,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64_t vcltzd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>CMLT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64
<code>uint32_t vcltzs_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCMLT Sd,Sn,#0</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcltzd_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCMLT Dd,Dn,#0</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.7 Absolute greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcage_f32(float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S</code> <code>b -&gt; Vm.2S</code>	<code>FACGE Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcageq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S</code> <code>b -&gt; Vm.4S</code>	<code>FACGE Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vcage_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn</code> <code>b -&gt; Dm</code>	<code>FACGE Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcageq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D</code> <code>b -&gt; Vm.2D</code>	<code>FACGE Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32_t vcages_f32(float32_t a, float32_t b)</code>	<code>a -&gt; Sn</code> <code>b -&gt; Sm</code>	<code>FACGE Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcaged_f64(float64_t a, float64_t b)</code>	<code>a -&gt; Dn</code> <code>b -&gt; Dm</code>	<code>FACGE Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.8 Absolute less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcale_f32(float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FACGE Vd.2S, Vm.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcaleq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FACGE Vd.4S, Vm.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vcale_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FACGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcaleq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FACGE Vd.2D, Vm.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32_t vcales_f32(float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FACGE Sd, Sm, Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vcaled_f64(float64_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FACGE Dd, Dm, Dn</code>	<code>Dd -&gt; result</code>	A64

### 2.1.2.9 Absolute greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcagt_f32(float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>FACGT Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcagtq_f32(float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>FACGT Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vcagt_f64(float64x1_t a, float64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>FACGT Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcagtq_f64(float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>FACGT Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32_t vcagts_f32(float32_t a, float32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>FACGT Sd, Sn, Sm</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64_t vcagtd_f64(float64_t a, float64_t b)</code>	a -> Dn b -> Dm	FACGT Dd, Dn, Dm	Dd -> result	A64

### 2.1.2.10 Absolute less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vcalt_f32(float32x2_t a, float32x2_t b)</code>	a -> Vn.2S b -> Vm.2S	FACGT Vd.2S, Vm.2S, Vn.2S	Vd.2S -> result	v7/A32/A64
<code>uint32x4_t vcaltq_f32(float32x4_t a, float32x4_t b)</code>	a -> Vn.4S b -> Vm.4S	FACGT Vd.4S, Vm.4S, Vn.4S	Vd.4S -> result	v7/A32/A64
<code>uint64x1_t vcalt_f64(float64x1_t a, float64x1_t b)</code>	a -> Dn b -> Dm	FACGT Dd, Dm, Dn	Dd -> result	A64
<code>uint64x2_t vcaltq_f64(float64x2_t a, float64x2_t b)</code>	a -> Vn.2D b -> Vm.2D	FACGT Vd.2D, Vn.2D, Vm.2D	Vd.2D -> result	A64
<code>uint32_t vcalts_f32(float32_t a, float32_t b)</code>	a -> Sn b -> Sm	FACGT Sd, Sm, Sn	Sd -> result	A64
<code>uint64_t vcaltd_f64(float64_t a, float64_t b)</code>	a -> Dn b -> Dm	FACGT Dd, Dm, Dn	Dd -> result	A64

### 2.1.2.11 Bitwise not equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vtst_s8(int8x8_t a, int8x8_t b)</code>	a -> Vn.8B b -> Vm.8B	CMTST Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x16_t vtstq_s8(int8x16_t a, int8x16_t b)</code>	a -> Vn.16B b -> Vm.16B	CMTST Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64
<code>uint16x4_t vtst_s16(int16x4_t a, int16x4_t b)</code>	a -> Vn.4H b -> Vm.4H	CMTST Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vtstq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMTST Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vtst_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMTST Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vtstq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMTST Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vtst_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMTST Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vtstq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMTST Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vtst_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>CMTST Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vtstq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>CMTST Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vtst_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>CMTST Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vtstq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>CMTST Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vtst_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>CMTST Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vtstq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>CMTST Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vtst_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMTST Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vtstq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMTST Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vtst_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMTST Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vtstq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMTST Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vtst_p64( poly64x1_t a, poly64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMTST Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A32/A64
<code>uint64x2_t vtstq_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>CMTST Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>uint64_t vtstd_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMTST Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vtstd_u64( uint64_t a, uint64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>CMTST Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	A64

## 2.1.3 Shift

### 2.1.3.1 Left

#### 2.1.3.1.1 Vector shift left

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vshl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SSHL Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vshlq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SSHL Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vshl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SSHL Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vshlq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SSHL Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vshl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SSHL Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vshlq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SSHL Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vshl_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SSHL Dd, Dn, Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vshlq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SSHL Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vshl_u8( uint8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>USHL Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vshlq_u8( uint8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>USHL Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vshl_u16( uint16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>USHL Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vshlq_u16( uint16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>USHL Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vshl_u32( uint32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>USHL Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vshlq_u32( uint32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>USHL Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vshl_u64( uint64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	USHL Dd,Dn,Dm	Dd -> result	v7/A32/A64
<code>uint64x2_t vshlq_u64( uint64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	USHL Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	v7/A32/A64
<code>int64_t vshld_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	SSHL Dd,Dn,Dm	Dd -> result	A64
<code>uint64_t vshld_u64( uint64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	USHL Dd,Dn,Dm	Dd -> result	A64
<code>int8x8_t vshl_n_s8( int8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	SHL Vd.8B,Vn.8B,#n	Vd.8B -> result	v7/A32/A64
<code>int8x16_t vshlq_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	SHL Vd.16B,Vn.16B,#n	Vd.16B -> result	v7/A32/A64
<code>int16x4_t vshl_n_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	SHL Vd.4H,Vn.4H,#n	Vd.4H -> result	v7/A32/A64
<code>int16x8_t vshlq_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	SHL Vd.8H,Vn.8H,#n	Vd.8H -> result	v7/A32/A64
<code>int32x2_t vshl_n_s32( int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	SHL Vd.2S,Vn.2S,#n	Vd.2S -> result	v7/A32/A64
<code>int32x4_t vshlq_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	SHL Vd.4S,Vn.4S,#n	Vd.4S -> result	v7/A32/A64
<code>int64x1_t vshl_n_s64( int64x1_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	SHL Dd,Dn,#n	Dd -> result	v7/A32/A64
<code>int64x2_t vshlq_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	SHL Vd.2D,Vn.2D,#n	Vd.2D -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vshl_n_u8( uint8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SHL Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vshlq_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SHL Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vshl_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SHL Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vshlq_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SHL Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vshl_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>SHL Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vshlq_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SHL Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vshl_n_u64( uint64x1_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vshlq_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SHL Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int64_t vshld_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vshld_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

### 2.1.3.1.2 Vector saturating shift left

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqshl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SQSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vqshlq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SQSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqshl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqshlq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqshl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqshlq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqshl_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqshlq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SQSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqshl_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UQSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vqshlq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UQSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqshl_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UQSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqshlq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UQSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqshl_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UQSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vqshlq_u32( uint32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UQSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqshl_u64( uint64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vqshlq_u64( uint64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UQSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int8_t vqshlb_s8( int8_t a, int8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>SQSHL Bd,Bn,Bm</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqshlh_s16( int16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>SQSHL Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqshls_s32( int32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>SQSHL Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqshld_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vqshlb_u8( uint8_t a, int8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>UQSHL Bd,Bn,Bm</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqshlh_u16( uint16_t a, int16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>UQSHL Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqshls_u32( uint32_t a, int32_t b)</code>	<code>a -&gt; Sn b -&gt; Sm</code>	<code>UQSHL Sd,Sn,Sm</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vqshld_u64( uint64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>int8x8_t vqshl_n_s8( int8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SQSHL Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vqshlq_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SQSHL Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqshl_n_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SQSHL Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqshlq_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SQSHL Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqshl_n_s32( int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>SQSHL Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqshlq_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SQSHL Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqshl_n_s64( int64x1_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SQSHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqshlq_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SQSHL Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqshl_n_u8( uint8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>UQSHL Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vqshlq_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>UQSHL Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqshl_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>UQSHL Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqshlq_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>UQSHL Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqshl_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>UQSHL Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vqshlq_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>UQSHL Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqshl_n_u64( uint64x1_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>UQSHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vqshlq_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>UQSHL Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int8_t vqshlb_n_s8( int8_t a, const int n)</code>	<code>a -&gt; Bn 0 &lt;= n &lt;= 7</code>	<code>SQSHL Bd,Bn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqshlh_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 0 &lt;= n &lt;= 15</code>	<code>SQSHL Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqshls_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 0 &lt;= n &lt;= 31</code>	<code>SQSHL Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqshld_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SQSHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vqshlb_n_u8( uint8_t a, const int n)</code>	<code>a -&gt; Bn 0 &lt;= n &lt;= 7</code>	<code>UQSHL Bd,Bn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqshlh_n_u16( uint16_t a, const int n)</code>	<code>a -&gt; Hn 0 &lt;= n &lt;= 15</code>	<code>UQSHL Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqshls_n_u32( uint32_t a, const int n)</code>	<code>a -&gt; Sn 0 &lt;= n &lt;= 31</code>	<code>UQSHL Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vqshld_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>UQSHL Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint8x8_t vqshlu_n_s8( int8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SQSHLU Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vqshluq_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SQSHLU Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqshlu_n_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SQSHLU Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqshluq_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SQSHLU Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqshlu_n_s32( int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>SQSHLU Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vqshluq_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SQSHLU Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqshlu_n_s64( int64x1_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SQSHLU Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vqshluq_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SQSHLU Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8_t vqshlub_n_s8( int8_t a, const int n)</code>	<code>a -&gt; Bn 0 &lt;= n &lt;= 7</code>	<code>SQSHLU Bd,Bn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqshluh_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 0 &lt;= n &lt;= 15</code>	<code>SQSHLU Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqshlus_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 0 &lt;= n &lt;= 31</code>	<code>SQSHLU Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vqshlud_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SQSHLU Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

### 2.1.3.1.3 Vector rounding shift left

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vrshl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SRSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vrshlq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SRSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vrshl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SRSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vrshlq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SRSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vrshl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SRSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vrshlq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SRSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vrshl_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SRSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vrshlq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SRSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vrshl_u8( uint8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>URSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vrshlq_u8( uint8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>URSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vrshl_u16( uint16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>URSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vrshlq_u16( uint16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>URSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vrshl_u32( uint32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>URSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vrshlq_u32( uint32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>URSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vrshl_u64( uint64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>URSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vrshlq_u64( uint64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>URSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int64_t vrshld_s64( int64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SRSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vrshld_u64( uint64_t a, int64_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>URSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.3.1.4 Vector saturating rounding shift left

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqrshl_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SQRSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vqrshlq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SQRSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqrshl_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>SQRSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqrshlq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>SQRSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqrshl_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>SQRSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vqrshlq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SQRSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqrshl_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>SQRSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vqrshlq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>SQRSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqrshl_u8( uint8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UQRSHL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vqrshlq_u8( uint8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UQRSHL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqrshl_u16( uint16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UQRSHL Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vqrshlq_u16( uint16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UQRSHL Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqrshl_u32( uint32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UQRSHL Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vqrshlq_u32( uint32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UQRSHL Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vqrshl_u64( uint64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>UQRSHL Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vqrshlq_u64( uint64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UQRSHL Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int8_t vqrshlb_s8( int8_t a, int8_t b)</code>	<code>a -&gt; Bn b -&gt; Bm</code>	<code>SQRSHL Bd,Bn,Bm</code>	<code>Bd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16_t vqrshlh_s16( int16_t a, int16_t b)</code>	a -> Hn b -> Hm	SQRSHL Hd, Hn, Hm	Hd -> result	A64
<code>int32_t vqrshls_s32( int32_t a, int32_t b)</code>	a -> Sn b -> Sm	SQRSHL Sd, Sn, Sm	Sd -> result	A64
<code>int64_t vqrshld_s64( int64_t a, int64_t b)</code>	a -> Dn b -> Dm	SQRSHL Dd, Dn, Dm	Dd -> result	A64
<code>uint8_t vqrshlb_u8( uint8_t a, int8_t b)</code>	a -> Bn b -> Bm	UQRSHL Bd, Bn, Bm	Bd -> result	A64
<code>uint16_t vqrshlh_u16( uint16_t a, int16_t b)</code>	a -> Hn b -> Hm	UQRSHL Hd, Hn, Hm	Hd -> result	A64
<code>uint32_t vqrshls_u32( uint32_t a, int32_t b)</code>	a -> Sn b -> Sm	UQRSHL Sd, Sn, Sm	Sd -> result	A64
<code>uint64_t vqrshld_u64( uint64_t a, int64_t b)</code>	a -> Dn b -> Dm	UQRSHL Dd, Dn, Dm	Dd -> result	A64

### 2.1.3.1.5 Vector shift left and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vshll_n_s8( int8x8_t a, const int n)</code>	a -> Vn.8B 0 <= n <= 7	SSHLL Vd.8H, Vn.8B, #n	Vd.8H -> result	v7/A32/A64
<code>int32x4_t vshll_n_s16( int16x4_t a, const int n)</code>	a -> Vn.4H 0 <= n <= 15	SSHLL Vd.4S, Vn.4H, #n	Vd.4S -> result	v7/A32/A64
<code>int64x2_t vshll_n_s32( int32x2_t a, const int n)</code>	a -> Vn.2S 0 <= n <= 31	SSHLL Vd.2D, Vn.2S, #n	Vd.2D -> result	v7/A32/A64
<code>uint16x8_t vshll_n_u8( uint8x8_t a, const int n)</code>	a -> Vn.8B 0 <= n <= 7	USHLL Vd.8H, Vn.8B, #n	Vd.8H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vshll_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>USHLL Vd.4S,Vn.4H,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vshll_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>USHLL Vd.2D,Vn.2S,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vshll_high_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SSHLL2 Vd.8H,Vn.16B,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vshll_high_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SSHLL2 Vd.4S,Vn.8H,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vshll_high_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SSHLL2 Vd.2D,Vn.4S,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vshll_high_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>USHLL2 Vd.8H,Vn.16B,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vshll_high_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>USHLL2 Vd.4S,Vn.8H,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vshll_high_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>USHLL2 Vd.2D,Vn.4S,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x8_t vshll_n_s8( int8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B n == 8</code>	<code>SHLL Vd.8H,Vn.8B,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vshll_n_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H n == 16</code>	<code>SHLL Vd.4S,Vn.4H,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vshll_n_s32( int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S n == 32</code>	<code>SHLL Vd.2D,Vn.2S,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vshll_n_u8( uint8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B n == 8</code>	<code>SHLL Vd.8H,Vn.8B,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vshll_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H n == 16</code>	<code>SHLL Vd.4S,Vn.4H,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vshll_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S n == 32</code>	<code>SHLL Vd.2D,Vn.2S,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vshll_high_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B n == 8</code>	<code>SHLL2 Vd.8H,Vn.16B,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vshll_high_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H n == 16</code>	<code>SHLL2 Vd.4S,Vn.8H,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vshll_high_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S n == 32</code>	<code>SHLL2 Vd.2D,Vn.4S,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vshll_high_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B n == 8</code>	<code>SHLL2 Vd.8H,Vn.16B,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vshll_high_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H n == 16</code>	<code>SHLL2 Vd.4S,Vn.8H,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vshll_high_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S n == 32</code>	<code>SHLL2 Vd.2D,Vn.4S,#n</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.3.1.6 Vector shift left and insert

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vsli_n_s8( int8x8_t a, int8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsliq_n_s8( int8x16_t a, int8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vsli_n_s16( int16x4_t a, int16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsliq_n_s16( int16x8_t a, int16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsli_n_s32( int32x2_t a, int32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>SLI Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vsliq_n_s32( int32x4_t a, int32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SLI Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vsli_n_s64( int64x1_t a, int64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SLI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsliq_n_s64( int64x2_t a, int64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SLI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsli_n_u8( uint8x8_t a, uint8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vsliq_n_u8( uint8x16_t a, uint8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsli_n_u16( uint16x4_t a, uint16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsliq_n_u16( uint16x8_t a, uint16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vsli_n_u32( uint32x2_t a, uint32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 0 &lt;= n &lt;= 31</code>	<code>SLI Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsliq_n_u32( uint32x4_t a, uint32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 0 &lt;= n &lt;= 31</code>	<code>SLI Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vsli_n_u64( uint64x1_t a, uint64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SLI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsliq_n_u64( uint64x2_t a, uint64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SLI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vsli_n_p64( poly64x1_t a, poly64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 0 &lt;= n &lt;= 63</code>	<code>SLI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A32/A64
<code>poly64x2_t vsliq_n_p64( poly64x2_t a, poly64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 0 &lt;= n &lt;= 63</code>	<code>SLI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>poly8x8_t vsli_n_p8( poly8x8_t a, poly8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vsliq_n_p8( poly8x16_t a, poly8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 0 &lt;= n &lt;= 7</code>	<code>SLI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vsli_n_p16( poly16x4_t a, poly16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vsliq_n_p16( poly16x8_t a, poly16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 0 &lt;= n &lt;= 15</code>	<code>SLI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64_t vslid_n_s64( int64_t a, int64_t b, const int n)</code>	a -> Dd b -> Dn 0 <= n <= 63	SLI Dd,Dn,#n	Dd -> result	A64
<code>uint64_t vslid_n_u64( uint64_t a, uint64_t b, const int n)</code>	a -> Dd b -> Dn 0 <= n <= 63	SLI Dd,Dn,#n	Dd -> result	A64

## 2.1.3.2 Right

### 2.1.3.2.1 Vector shift right

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vshr_n_s8( int8x8_t a, const int n)</code>	a -> Vn.8B 1 <= n <= 8	SSHR Vd.8B,Vn.8B,#n	Vd.8B -> result	v7/A32/A64
<code>int8x16_t vshrq_n_s8( int8x16_t a, const int n)</code>	a -> Vn.16B 1 <= n <= 8	SSHR Vd.16B,Vn.16B,#n	Vd.16B -> result	v7/A32/A64
<code>int16x4_t vshr_n_s16( int16x4_t a, const int n)</code>	a -> Vn.4H 1 <= n <= 16	SSHR Vd.4H,Vn.4H,#n	Vd.4H -> result	v7/A32/A64
<code>int16x8_t vshrq_n_s16( int16x8_t a, const int n)</code>	a -> Vn.8H 1 <= n <= 16	SSHR Vd.8H,Vn.8H,#n	Vd.8H -> result	v7/A32/A64
<code>int32x2_t vshr_n_s32( int32x2_t a, const int n)</code>	a -> Vn.2S 1 <= n <= 32	SSHR Vd.2S,Vn.2S,#n	Vd.2S -> result	v7/A32/A64
<code>int32x4_t vshrq_n_s32( int32x4_t a, const int n)</code>	a -> Vn.4S 1 <= n <= 32	SSHR Vd.4S,Vn.4S,#n	Vd.4S -> result	v7/A32/A64
<code>int64x1_t vshr_n_s64( int64x1_t a, const int n)</code>	a -> Dn 1 <= n <= 64	SSHR Dd,Dn,#n	Dd -> result	v7/A32/A64
<code>int64x2_t vshrq_n_s64( int64x2_t a, const int n)</code>	a -> Vn.2D 1 <= n <= 64	SSHR Vd.2D,Vn.2D,#n	Vd.2D -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vshr_n_u8( uint8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>USHR Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vshrq_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>USHR Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vshr_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>USHR Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vshrq_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>USHR Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vshr_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>USHR Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vshrq_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>USHR Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vshr_n_u64( uint64x1_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>USHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vshrq_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>USHR Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int64_t vshrd_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SSHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vshrd_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>USHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

### 2.1.3.2.2 Vector rounding shift right

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vrshr_n_s8( int8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SRSHR Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vrshrq_n_s8( int8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SRSHR Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vrshrq_n_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SRSHR Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vrshrq_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SRSHR Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vrshrq_n_s32( int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>SRSHR Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vrshrq_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>SRSHR Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vrshrq_n_s64( int64x1_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRSHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vrshrq_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SRSHR Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vrshrq_n_u8( uint8x8_t a, const int n)</code>	<code>a -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>URSHR Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vrshrq_n_u8( uint8x16_t a, const int n)</code>	<code>a -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>URSHR Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vrshrq_n_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>URSHR Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vrshrq_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>URSHR Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vrshrq_n_u32( uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>URSHR Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vrshrq_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>URSHR Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vrshr_n_u64( uint64x1_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>URSHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vrshrq_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>URSHR Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int64_t vrshrd_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRSR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vrshrd_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>URSHR Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

### 2.1.3.2.3 Vector shift right and accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vsra_n_s8( int8x8_t a, int8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SSRA Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsraq_n_s8( int8x16_t a, int8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SSRA Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vsra_n_s16( int16x4_t a, int16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SSRA Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsraq_n_s16( int16x8_t a, int16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SSRA Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsra_n_s32( int32x2_t a, int32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>SSRA Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vsraq_n_s32( int32x4_t a, int32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S l &lt;= n &lt;= 32</code>	<code>SSRA Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vsra_n_s64( int64x1_t a, int64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn l &lt;= n &lt;= 64</code>	<code>SSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsraq_n_s64( int64x2_t a, int64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D l &lt;= n &lt;= 64</code>	<code>SSRA Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsra_n_u8( uint8x8_t a, uint8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B l &lt;= n &lt;= 8</code>	<code>USRA Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vsraq_n_u8( uint8x16_t a, uint8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B l &lt;= n &lt;= 8</code>	<code>USRA Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsra_n_u16( uint16x4_t a, uint16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H l &lt;= n &lt;= 16</code>	<code>USRA Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsraq_n_u16( uint16x8_t a, uint16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H l &lt;= n &lt;= 16</code>	<code>USRA Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vsra_n_u32( uint32x2_t a, uint32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S l &lt;= n &lt;= 32</code>	<code>USRA Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsraq_n_u32( uint32x4_t a, uint32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S l &lt;= n &lt;= 32</code>	<code>USRA Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vsra_n_u64( uint64x1_t a, uint64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn l &lt;= n &lt;= 64</code>	<code>USRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vsraq_n_u64( uint64x2_t a, uint64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>USRA Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int64_t vsrad_n_s64( int64_t a, int64_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vsrad_n_u64( uint64_t a, uint64_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>USRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

#### 2.1.3.2.4 Vector rounding shift right and accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vrsra_n_s8( int8x8_t a, int8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SRSRA Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vrsraq_n_s8( int8x16_t a, int8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SRSRA Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vrsra_n_s16( int16x4_t a, int16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SRSRA Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vrsraq_n_s16( int16x8_t a, int16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SRSRA Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vrsra_n_s32( int32x2_t a, int32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>SRSRA Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vrsraq_n_s32( int32x4_t a, int32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>SRSRA Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x1_t vrsra_n_s64( int64x1_t a, int64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vrsraq_n_s64( int64x2_t a, int64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SRSRA Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vrsra_n_u8( uint8x8_t a, uint8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>URSRA Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vrsraq_n_u8( uint8x16_t a, uint8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>URSRA Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vrsra_n_u16( uint16x4_t a, uint16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>URSRA Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vrsraq_n_u16( uint16x8_t a, uint16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>URSRA Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vrsra_n_u32( uint32x2_t a, uint32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>URSRA Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vrsraq_n_u32( uint32x4_t a, uint32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>URSRA Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vrsra_n_u64( uint64x1_t a, uint64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>URSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vrsraq_n_u64( uint64x2_t a, uint64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>URSRA Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64_t vrsrad_n_s64( int64_t a, int64_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vrsrad_n_u64( uint64_t a, uint64_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>URSRA Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

### 2.1.3.2.5 Vector shift right and narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vshrn_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vshrn_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vshrn_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vshrn_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vshrn_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vshrn_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vshrn_high_n_s16( int8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vshrn_high_n_s32( int16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vshrn_high_n_s64( int32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vshrn_high_n_u16( uint8x8_t r, uint16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vshrn_high_n_u32( uint16x4_t r, uint32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vshrn_high_n_u64( uint32x2_t r, uint64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64

#### 2.1.3.2.6 Vector saturating shift right and narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vqshrun_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQSHRUN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqshrun_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQSHRUN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqshrun_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQSHRUN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8_t vqshrunh_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>SQSHRUN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqshruns_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>SQSHRUN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqshrund_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>SQSHRUN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vqshrun_high_n_s16( uint8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQSHRUN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqshrun_high_n_s32( uint16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQSHRUN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vqshrun_high_n_s64( uint32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQSHRUN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int8x8_t vqshrn_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqshrn_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqshrn_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqshrn_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>UQSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqshrn_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>UQSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqshrn_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>UQSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8_t vqshrn_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>SQSHRN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqshrn_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>SQSHRN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32_t vqshrnd_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>SQSHRN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint8_t vqshrn_h_n_u16( uint16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>UQSHRN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqshrn_s_n_u32( uint32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>UQSHRN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqshrnd_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>UQSHRN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>int8x16_t vqshrn_high_n_s16( int8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vqshrn_high_n_s32( int16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vqshrn_high_n_s64( int32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vqshrn_high_n_u16( uint8x8_t r, uint16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>UQSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqshrn_high_n_u32( uint16x4_t r, uint32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>UQSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vqshrn_high_n_u64( uint32x2_t r, uint64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>UQSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64

### 2.1.3.2.7 Vector saturating rounding shift right and narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vqrshrun_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQRSHRUN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqrshrun_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQRSHRUN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqrshrun_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQRSHRUN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8_t vqrshrunh_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>SQRSHRUN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqrshrns_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>SQRSHRUN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqrshrund_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>SQRSHRUN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint8x16_t vqrshrun_high_n_s16( uint8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQRSHRUN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqrshrun_high_n_s32( uint16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQRSHRUN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vqrshrun_high_n_s64( uint32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQRSHRUN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int8x8_t vqrshrn_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQRSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqrshrn_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQRSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vqrshrn_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQRSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqrshrn_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>UQRSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqrshrn_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>UQRSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqrshrn_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>UQRSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8_t vqrshrn_h_n_s16( int16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>SQRSHRN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqrshrn_h_n_s32( int32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>SQRSHRN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqrshrn_d_n_s64( int64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>SQRSHRN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint8_t vqrshrn_h_n_u16( uint16_t a, const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 8</code>	<code>UQRSHRN Bd,Hn,#n</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqrshrn_h_n_u32( uint32_t a, const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 16</code>	<code>UQRSHRN Hd,Sn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqrshrn_d_n_u64( uint64_t a, const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 32</code>	<code>UQRSHRN Sd,Dn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>int8x16_t vqrshrn_high_n_s16( int8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>SQRSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vqrshrn_high_n_s32( int16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>SQRSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vqrshrn_high_n_s64( int32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>SQRSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vqrshrn_high_n_u16( uint8x8_t r, uint16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>UQRSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqrshrn_high_n_u32( uint16x4_t r, uint32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>UQRSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vqrshrn_high_n_u64( uint32x2_t r, uint64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>UQRSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64

#### 2.1.3.2.8 Vector rounding shift right and narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vrshrn_n_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>RSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vrshrn_n_s32( int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>RSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vrshrn_n_s64( int64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>RSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vrshrn_n_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>RSHRN Vd.8B,Vn.8H,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vrshrn_n_u32( uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>RSHRN Vd.4H,Vn.4S,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vrshrn_n_u64( uint64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>RSHRN Vd.2S,Vn.2D,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vrshrn_high_n_s16( int8x8_t r, int16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>RSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vrshrn_high_n_s32( int16x4_t r, int32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>RSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vrshrn_high_n_s64( int32x2_t r, int64x2_t a, const int n)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>RSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vrshrn_high_n_u16( uint8x8_t r, uint16x8_t a, const int n)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H 1 &lt;= n &lt;= 8</code>	<code>RSHRN2 Vd.16B,Vn.8H,#n</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vrshrn_high_n_u32( uint16x4_t r, uint32x4_t a, const int n)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S 1 &lt;= n &lt;= 16</code>	<code>RSHRN2 Vd.8H,Vn.4S,#n</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vrshrn_high_n_u64( uint32x2_t r, uint64x2_t a, const int n)</code>	<code>r -&gt; 32(Vd) a -&gt; Vn.2D 1 &lt;= n &lt;= 32</code>	<code>RSHRN2 Vd.4S,Vn.2D,#n</code>	<code>Vd.4S -&gt; result</code>	A64

### 2.1.3.2.9 Vector shift right and insert

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vsri_n_s8( int8x8_t a, int8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vsriq_n_s8( int8x16_t a, int8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vsri_n_s16( int16x4_t a, int16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vsriq_n_s16( int16x8_t a, int16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vsri_n_s32( int32x2_t a, int32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>SRI Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vsriq_n_s32( int32x4_t a, int32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>SRI Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vsri_n_s64( int64x1_t a, int64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsriq_n_s64( int64x2_t a, int64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SRI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vsri_n_u8( uint8x8_t a, uint8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vsriq_n_u8( uint8x16_t a, uint8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vsri_n_u16( uint16x4_t a, uint16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsriq_n_u16( uint16x8_t a, uint16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vsri_n_u32( uint32x2_t a, uint32x2_t b, const int n)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S 1 &lt;= n &lt;= 32</code>	<code>SRI Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vsriq_n_u32( uint32x4_t a, uint32x4_t b, const int n)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S 1 &lt;= n &lt;= 32</code>	<code>SRI Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vsri_n_u64( uint64x1_t a, uint64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsriq_n_u64( uint64x2_t a, uint64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SRI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vsri_n_p64( poly64x1_t a, poly64x1_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A32/A64
<code>poly64x2_t vsriq_n_p64( poly64x2_t a, poly64x2_t b, const int n)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SRI Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>poly8x8_t vsri_n_p8( poly8x8_t a, poly8x8_t b, const int n)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.8B,Vn.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vsriq_n_p8( poly8x16_t a, poly8x16_t b, const int n)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B 1 &lt;= n &lt;= 8</code>	<code>SRI Vd.16B,Vn.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vsri_n_p16( poly16x4_t a, poly16x4_t b, const int n)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vsriq_n_p16( poly16x8_t a, poly16x8_t b, const int n)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SRI Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int64_t vsrid_n_s64( int64_t a, int64_t b, const int n)</code>	<code>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SRI Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint64_t vsrid_n_u64(     uint64_t a,     uint64_t b,     const int n)</pre>	<pre>a -&gt; Dd b -&gt; Dn 1 &lt;= n &lt;= 64</pre>	<pre>SRI Dd,Dn,#n</pre>	<pre>Dd -&gt; result</pre>	A64

## 2.1.4 Data type conversion

### 2.1.4.1 Conversions

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x2_t vcvts32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTZS Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vcvts32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTZS Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>uint32x2_t vcvts32_u32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTZU Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64
<pre>uint32x4_t vcvts32_u32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTZU Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>int32x2_t vcvtns32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTNS Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>int32x4_t vcvtns32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTNS Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>uint32x2_t vcvtnu32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTNU Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>uint32x4_t vcvtnu32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTNU Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>int32x2_t vcvtm_s32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTMS Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>int32x4_t vcvtm_s32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTMS Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>uint32x2_t vcvtm_u32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTMU Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>uint32x4_t vcvtm_u32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTMU Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>int32x2_t vcvtps32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTPS Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>int32x4_t vcvtps32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTPS Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>uint32x2_t vcvtp_u32_f32(float32x2_t a)</pre>	<pre>a -&gt; Vn.2S</pre>	<pre>FCVTPU Vd.2S,Vn.2S</pre>	<pre>Vd.2S -&gt; result</pre>	A32/A64
<pre>uint32x4_t vcvtp_u32_f32(float32x4_t a)</pre>	<pre>a -&gt; Vn.4S</pre>	<pre>FCVTPU Vd.4S,Vn.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vcvta_s32_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCVTAS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>int32x4_t vcvtaq_s32_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCVTAS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint32x2_t vcvta_u32_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCVTAU Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>uint32x4_t vcvtaq_u32_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCVTAU Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>int32_t vcvts_s32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTZS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvts_u32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTZU Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int32_t vcvtns_s32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTNS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvtns_u32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTNU Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int32_t vcvtms_s32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTMS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvtms_u32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTMU Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int32_t vcvtps_s32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTPS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvtps_u32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTPU Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int32_t vcvtas_s32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTAS Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvtas_u32_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>FCVTAU Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int64x1_t vcvts_s64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTZS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtq_s64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTZS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvts_u64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTZU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcvtq_u64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTZU Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64x1_t vcvtn_s64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTNS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtnq_s64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTNS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvtn_u64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTNU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vcvtnq_u64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTNU Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64x1_t vcvtm_s64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTMS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtmq_s64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTMS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvtm_u64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTMU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcvtmq_u64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTMU Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64x1_t vcvtp_s64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTPS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtpq_s64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTPS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvtp_u64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTPU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcvtpq_u64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTPU Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64x1_t vcvta_s64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTAS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtaq_s64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTAS Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvta_u64_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTAU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcvtaq_u64_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTAU Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64_t vcvtd_s64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTZS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcvtd_u64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTZU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64_t vcvtn_d_s64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTNS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcvtn_d_u64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTNU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64_t vcvtd_m_s64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTMS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcvtd_m_u64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTMU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64_t vcvtp_d_s64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTPS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcvtp_d_u64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTPU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64_t vcvtd_s64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTAS Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>uint64_t vcvtd_u64_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTAU Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int32x2_t vcvtn_s32_f32(float32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZS Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vcvtq_n_s32_f32(float32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZS Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcvtn_u32_f32(float32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZU Vd.2S,Vn.2S,#n</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vcvtq_n_u32_f32(float32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZU Vd.4S,Vn.4S,#n</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int32_t vcvts_n_s32_f32(float32_t a, const int n)</code>	<code>a -&gt; Sn</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZS Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>uint32_t vcvts_n_u32_f32(float32_t a, const int n)</code>	<code>a -&gt; Sn</code> <code>1 &lt;= n &lt;= 32</code>	<code>FCVTZU Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>int64x1_t vcvtn_s64_f64(float64x1_t a, const int n)</code>	<code>a -&gt; Dn</code> <code>1 &lt;= n &lt;= 64</code>	<code>FCVTZS Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vcvtq_n_s64_f64(float64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D</code> <code>1 &lt;= n &lt;= 64</code>	<code>FCVTZS Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint64x1_t vcvtn_u64_f64(float64x1_t a, const int n)</code>	<code>a -&gt; Dn</code> <code>1 &lt;= n &lt;= 64</code>	<code>FCVTZU Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcvtq_n_u64_f64(float64x2_t a, const int n)</code>	<code>a -&gt; Vn.2D</code> <code>1 &lt;= n &lt;= 64</code>	<code>FCVTZU Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int64_t vcvtd_n_s64_f64(float64_t a, const int n)</code>	<code>a -&gt; Dn</code> <code>1 &lt;= n &lt;= 64</code>	<code>FCVTZS Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64_t vcvtd_n_u64_f64(float64_t a, const int n)</code>	<code>a -&gt; Dn</code> <code>1 &lt;= n &lt;= 64</code>	FCVTZU Dd,Dn,#n	Dd -> result	A64
<code>float32x2_t vcvf_f32_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	SCVTF Vd.2S,Vn.2S	Vd.2S -> result	v7/A32/A64
<code>float32x4_t vcvtf_f32_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	SCVTF Vd.4S,Vn.4S	Vd.4S -> result	v7/A32/A64
<code>float32x2_t vcvf_f32_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	UCVTF Vd.2S,Vn.2S	Vd.2S -> result	v7/A32/A64
<code>float32x4_t vcvtf_f32_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	UCVTF Vd.4S,Vn.4S	Vd.4S -> result	v7/A32/A64
<code>float32_t vcvts_f32_s32(int32_t a)</code>	<code>a -&gt; Sn</code>	SCVTF Sd,Sn	Sd -> result	A64
<code>float32_t vcvts_f32_u32(uint32_t a)</code>	<code>a -&gt; Sn</code>	UCVTF Sd,Sn	Sd -> result	A64
<code>float64x1_t vcvf_f64_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	SCVTF Dd,Dn	Dd -> result	A64
<code>float64x2_t vcvtf_f64_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	SCVTF Vd.2D,Vn.2D	Vd.2D -> result	A64
<code>float64x1_t vcvf_f64_u64(uint64x1_t a)</code>	<code>a -&gt; Dn</code>	UCVTF Dd,Dn	Dd -> result	A64
<code>float64x2_t vcvtf_f64_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	UCVTF Vd.2D,Vn.2D	Vd.2D -> result	A64
<code>float64_t vcvtd_f64_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	SCVTF Dd,Dn	Dd -> result	A64
<code>float64_t vcvtd_f64_u64(uint64_t a)</code>	<code>a -&gt; Dn</code>	UCVTF Dd,Dn	Dd -> result	A64
<code>float32x2_t vcvn_f32_s32(int32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S</code> <code>1 &lt;= n &lt;= 32</code>	SCVTF Vd.2S,Vn.2S,#n	Vd.2S -> result	v7/A32/A64
<code>float32x4_t vcvn_f32_s32(int32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S</code> <code>1 &lt;= n &lt;= 32</code>	SCVTF Vd.4S,Vn.4S,#n	Vd.4S -> result	v7/A32/A64
<code>float32x2_t vcvn_f32_u32(uint32x2_t a, const int n)</code>	<code>a -&gt; Vn.2S</code> <code>1 &lt;= n &lt;= 32</code>	UCVTF Vd.2S,Vn.2S,#n	Vd.2S -> result	v7/A32/A64
<code>float32x4_t vcvn_f32_u32(uint32x4_t a, const int n)</code>	<code>a -&gt; Vn.4S</code> <code>1 &lt;= n &lt;= 32</code>	UCVTF Vd.4S,Vn.4S,#n	Vd.4S -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32_t vcvts_n_f32_s32(   int32_t a,   const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 32</code>	<code>SCVTF Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>float32_t vcvts_n_f32_u32(   uint32_t a,   const int n)</code>	<code>a -&gt; Sn 1 &lt;= n &lt;= 32</code>	<code>UCVTF Sd,Sn,#n</code>	<code>Sd -&gt; result</code>	A64
<code>float64x1_t vcvtn_f64_s64(   int64x1_t a,   const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SCVTF Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vcvtn_f64_s64(   int64x2_t a,   const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>SCVTF Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64x1_t vcvtn_f64_u64(   uint64x1_t a,   const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>UCVTF Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vcvtn_f64_u64(   uint64x2_t a,   const int n)</code>	<code>a -&gt; Vn.2D 1 &lt;= n &lt;= 64</code>	<code>UCVTF Vd.2D,Vn.2D,#n</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64_t vcvtd_n_f64_s64(   int64_t a,   const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>SCVTF Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>float64_t vcvtd_n_f64_u64(   uint64_t a,   const int n)</code>	<code>a -&gt; Dn 1 &lt;= n &lt;= 64</code>	<code>UCVTF Dd,Dn,#n</code>	<code>Dd -&gt; result</code>	A64
<code>float16x4_t vcvtn_f16_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCVTN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vcvtn_high_f16_f32(   float16x4_t r,   float32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>FCVTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float32x2_t vcvtn_f32_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vcvtn_high_f32_f64(   float32x2_t r,   float64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>FCVTN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float32x4_t vcvtn_f32_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCVTL Vd.4S,Vn.4H</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vcvtn_high_f32_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCVTL2 Vd.4S,Vn.8H</code>	<code>Vd.4S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x2_t vcvf_f64_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FCVTL Vd.2D,Vn.2S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64x2_t vcvf_high_f64_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FCVTL2 Vd.2D,Vn.4S</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vcvtx_f32_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FCVTXN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32_t vcvtxd_f32_f64(float64_t a)</code>	<code>a -&gt; Dn</code>	<code>FCVTXN Sd,Dn</code>	<code>Sd -&gt; result</code>	A64
<code>float32x4_t vcvtx_high_f32_f64( float32x2_t r, float64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>FCVTXN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	A64

### 2.1.4.2 Reinterpret casts

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vreinterpret_s16_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vreinterpret_s32_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vreinterpret_f32_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vreinterpret_u8_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vreinterpret_u16_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vreinterpret_u32_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vreinterpret_p8_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vreinterpret_p16_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vreinterpret_u64_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>int64x1_t vreinterpret_s64_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>float64x1_t vreinterpret_f64_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.1D -&gt; result</code>	A64
<code>poly64x1_t vreinterpret_p64_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.1D -&gt; result</code>	A32/A64
<code>float16x4_t vreinterpret_f16_s8(int8x8_t a)</code>	<code>a -&gt; Vd.8B</code>	<code>NOP</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vreinterpret_s8_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
int32x2_t vreinterpret_s32_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_s16(int16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
float32x2_t vreinterpret_f32_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint64x1_t vreinterpret_u64_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_s32(int32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A32/A64
poly64x1_t vreinterpret_p64_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
float16x4_t vreinterpret_f16_f32(float32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int32x2_t vreinterpret_s32_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_u8(uint8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float64x1_t vreinterpret_f64_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_u16(uint16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_u32(uint32x2_t a)	a -> Vd.2S	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint16x4_t vreinterpret_u16_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.2S -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_p8(poly8x8_t a)	a -> Vd.8B	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_p16(poly16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vreinterpret_s8_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
int64x1_t vreinterpret_s64_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_fl16_u64(uint64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly16x4_t vreinterpret_p16_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
uint64x1_t vreinterpret_u64_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A32/A64
float16x4_t vreinterpret_f16_s64(int64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	v7/A32/A64
int8x8_t vreinterpret_s8_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
int16x4_t vreinterpret_s16_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
int32x2_t vreinterpret_s32_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
float32x2_t vreinterpret_f32_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
uint8x8_t vreinterpret_u8_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
uint16x4_t vreinterpret_u16_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint32x2_t vreinterpret_u32_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.2S -> result	v7/A32/A64
poly8x8_t vreinterpret_p8_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.8B -> result	v7/A32/A64
poly16x4_t vreinterpret_p16_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.4H -> result	v7/A32/A64
uint64x1_t vreinterpret_u64_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
int64x1_t vreinterpret_s64_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	v7/A32/A64
float64x1_t vreinterpret_f64_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A64
poly64x1_t vreinterpret_p64_f16(float16x4_t a)	a -> Vd.4H	NOP	Vd.1D -> result	A32/A64
int16x8_t vreinterpretq_s16_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint8x16_t vreinterpretq_u8_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_s8(int8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float64x2_t vreinterpretq_f64_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_s16(int16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_s32(int32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint8x16_t vreinterpretq_u8_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.1Q -> result	A32/A64
poly64x2_t vreinterpretq_p64_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A64
poly128_t vreinterpretq_p128_f64(float64x2_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A64
float16x8_t vreinterpretq_f16_f32(float32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint64x2_t vreinterpretq_u64_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_u8(uint8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_u16(uint16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int16x8_t vreinterpretq_s16_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_u32(uint32x4_t a)	a -> Vd.4S	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.4S -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint64x2_t vreinterpretq_u64_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_p8(poly8x16_t a)	a -> Vd.16B	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.1Q -> result	A32/A64
float16x8_t vreinterpretq_f16_p16(poly16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int16x8_t vreinterpretq_s16_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_s64(int64x2_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A32/A64
poly64x2_t vreinterpretq_p64_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_u64(uint64x2_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A32/A64
float16x8_t vreinterpretq_f16_u64(uint64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint16x8_t vreinterpretq_u16_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A32/A64
float16x8_t vreinterpretq_f16_s64(int64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	v7/A32/A64
int8x16_t vreinterpretq_s8_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
int16x8_t vreinterpretq_s16_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
int32x4_t vreinterpretq_s32_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
float32x4_t vreinterpretq_f32_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
uint8x16_t vreinterpretq_u8_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
uint16x8_t vreinterpretq_u16_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint32x4_t vreinterpretq_u32_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.4S -> result	v7/A32/A64
poly8x16_t vreinterpretq_p8_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.16B -> result	v7/A32/A64
poly16x8_t vreinterpretq_p16_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.8H -> result	v7/A32/A64
uint64x2_t vreinterpretq_u64_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
int64x2_t vreinterpretq_s64_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	v7/A32/A64
float64x2_t vreinterpretq_f64_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A64
poly64x2_t vreinterpretq_p64_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.2D -> result	A32/A64
poly128_t vreinterpretq_p128_f16(float16x8_t a)	a -> Vd.8H	NOP	Vd.1Q -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vreinterpret_s8_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A64
int16x4_t vreinterpret_s16_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A64
int32x2_t vreinterpret_s32_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	A64
uint8x8_t vreinterpret_u8_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A64
uint16x4_t vreinterpret_u16_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A64
uint32x2_t vreinterpret_u32_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	A64
poly8x8_t vreinterpret_p8_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A64
poly16x4_t vreinterpret_p16_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A64
uint64x1_t vreinterpret_u64_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
int64x1_t vreinterpret_s64_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
float16x4_t vreinterpret_f16_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A64
float32x2_t vreinterpret_f32_f64(float64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	A64
int8x16_t vreinterpretq_s8_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A64
int16x8_t vreinterpretq_s16_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A64
int32x4_t vreinterpretq_s32_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	A64
uint8x16_t vreinterpretq_u8_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A64
uint16x8_t vreinterpretq_u16_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A64
uint32x4_t vreinterpretq_u32_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	A64
poly8x16_t vreinterpretq_p8_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A64
poly16x8_t vreinterpretq_p16_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A64
uint64x2_t vreinterpretq_u64_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int64x2_t vreinterpretq_s64_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A64
float16x8_t vreinterpretq_f16_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A64
float32x4_t vreinterpretq_f32_f64(float64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	A64
int8x8_t vreinterpret_s8_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A32/A64
int16x4_t vreinterpret_s16_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A32/A64
int32x2_t vreinterpret_s32_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	A32/A64
uint8x8_t vreinterpret_u8_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A32/A64
uint16x4_t vreinterpret_u16_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A32/A64
uint32x2_t vreinterpret_u32_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.2S -> result	A32/A64
poly8x8_t vreinterpret_p8_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.8B -> result	A32/A64
poly16x4_t vreinterpret_p16_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A32/A64
int64x1_t vreinterpret_s64_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A32/A64
float64x1_t vreinterpret_f64_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.1D -> result	A64
float16x4_t vreinterpret_f16_p64(poly64x1_t a)	a -> Vd.1D	NOP	Vd.4H -> result	A32/A64
int8x16_t vreinterpretq_s8_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A32/A64
int16x8_t vreinterpretq_s16_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A32/A64
int32x4_t vreinterpretq_s32_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	A32/A64
uint8x16_t vreinterpretq_u8_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A32/A64
uint16x8_t vreinterpretq_u16_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A32/A64
uint32x4_t vreinterpretq_u32_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.4S -> result	A32/A64
poly8x16_t vreinterpretq_p8_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.16B -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly16x8_t vreinterpretq_p16_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A32/A64
int64x2_t vreinterpretq_s64_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A32/A64
float64x2_t vreinterpretq_f64_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.2D -> result	A64
float16x8_t vreinterpretq_f16_p64(poly64x2_t a)	a -> Vd.2D	NOP	Vd.8H -> result	A32/A64
int8x16_t vreinterpretq_s8_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.16B -> result	A32/A64
int16x8_t vreinterpretq_s16_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.8H -> result	A32/A64
int32x4_t vreinterpretq_s32_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.4S -> result	A32/A64
uint8x16_t vreinterpretq_u8_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.16B -> result	A32/A64
uint16x8_t vreinterpretq_u16_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.8H -> result	A32/A64
uint32x4_t vreinterpretq_u32_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.4S -> result	A32/A64
poly8x16_t vreinterpretq_p8_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.16B -> result	A32/A64
poly16x8_t vreinterpretq_p16_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.8H -> result	A32/A64
uint64x2_t vreinterpretq_u64_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A32/A64
int64x2_t vreinterpretq_s64_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A32/A64
float64x2_t vreinterpretq_f64_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.2D -> result	A64
float16x8_t vreinterpretq_f16_p128(poly128_t a)	a -> Vd.1Q	NOP	Vd.8H -> result	A32/A64

## 2.1.5 Move

### 2.1.5.1 Narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vmovn_s16(int16x8_t a)	a -> Vn.8H	XTN Vd.8B,Vn.8H	Vd.8B -> result	v7/A32/A64
int16x4_t vmovn_s32(int32x4_t a)	a -> Vn.4S	XTN Vd.4H,Vn.4S	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vmovn_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>XTN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vmovn_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>XTN Vd.8B,Vn.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmovn_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>XTN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmovn_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>XTN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8x16_t vmovn_high_s16( int8x8_t r, int16x8_t a)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H</code>	<code>XTN2 Vd.16B,Vn.8H</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmovn_high_s32( int16x4_t r, int32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>XTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmovn_high_s64( int32x2_t r, int64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>XTN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vmovn_high_u16( uint8x8_t r, uint16x8_t a)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H</code>	<code>XTN2 Vd.16B,Vn.8H</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmovn_high_u32( uint16x4_t r, uint32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>XTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmovn_high_u64( uint32x2_t r, uint64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>XTN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

### 2.1.5.2 Widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8_t vmovl_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SSHLL Vd.8H,Vn.8B,#0</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmovl_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SSHLL Vd.4S,Vn.4H,#0</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmovl_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>SSHLL Vd.2D,Vn.2S,#0</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmovl_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>USHLL Vd.8H,Vn.8B,#0</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmovl_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>USHLL Vd.4S,Vn.4H,#0</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vmovl_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>USHLL Vd.2D,Vn.2S,#0</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmovl_high_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SSHLL2 Vd.8H,Vn.16B,#0</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vmovl_high_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SSHLL2 Vd.4S,Vn.8H,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmovl_high_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SSHLL2 Vd.2D,Vn.4S,#0</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint16x8_t vmovl_high_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>USHLL2 Vd.8H,Vn.16B,#0</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vmovl_high_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>USHLL2 Vd.4S,Vn.8H,#0</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmovl_high_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>USHLL2 Vd.2D,Vn.4S,#0</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.5.3 Saturating narrow

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqmovn_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SQXTN Vd.8B,Vn.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqmovn_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SQXTN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqmovn_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>SQXTN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vqmovn_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>UQXTN Vd.8B,Vn.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqmovn_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>UQXTN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqmovn_u64(uint64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>UQXTN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int8_t vqmovnh_s16(int16_t a)</code>	<code>a -&gt; Hn</code>	<code>SQXTN Bd,Hn</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqmovns_s32(int32_t a)</code>	<code>a -&gt; Sn</code>	<code>SQXTN Hd,Sn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqmovnd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>SQXTN Sd,Dn</code>	<code>Sd -&gt; result</code>	A64
<code>uint8_t vqmovnh_u16(uint16_t a)</code>	<code>a -&gt; Hn</code>	<code>UQXTN Bd,Hn</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqmovns_u32(uint32_t a)</code>	<code>a -&gt; Sn</code>	<code>UQXTN Hd,Sn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqmovnd_u64(uint64_t a)</code>	<code>a -&gt; Dn</code>	<code>UQXTN Sd,Dn</code>	<code>Sd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vqmovn_high_s16(int8x8_t r, int16x8_t a)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H</code>	<code>SQXTN2 Vd.16B,Vn.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vqmovn_high_s32(int16x4_t r, int32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>SQXTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x4_t vqmovn_high_s64(int32x2_t r, int64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>SQXTN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x16_t vqmovn_high_u16(uint8x8_t r, uint16x8_t a)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H</code>	<code>UQXTN2 Vd.16B,Vn.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqmovn_high_u32(uint16x4_t r, uint32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>UQXTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x4_t vqmovn_high_u64(uint32x2_t r, uint64x2_t a)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2D</code>	<code>UQXTN2 Vd.4S,Vn.2D</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint8x8_t vqmovun_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SQXTUN Vd.8B,Vn.8H</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vqmovun_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SQXTUN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vqmovun_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>SQXTUN Vd.2S,Vn.2D</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint8_t vqmovunh_s16(int16_t a)</code>	<code>a -&gt; Hn</code>	<code>SQXTUN Bd,Hn</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vqmovuns_s32(int32_t a)</code>	<code>a -&gt; Sn</code>	<code>SQXTUN Hd,Sn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vqmovund_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>SQXTUN Sd,Dn</code>	<code>Sd -&gt; result</code>	A64
<code>uint8x16_t vqmovun_high_s16(uint8x8_t r, int16x8_t a)</code>	<code>r -&gt; Vd.8B a -&gt; Vn.8H</code>	<code>SQXTUN2 Vd.16B,Vn.8H</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vqmovun_high_s32(uint16x4_t r, int32x4_t a)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4S</code>	<code>SQXTUN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vqmovun_high_s64(     uint32x2_t r,     int64x2_t a)</pre>	<pre>r -&gt; Vd.2S a -&gt; Vn.2D</pre>	SQXTUN2 Vd.4S,Vn.2D	Vd.4S -> result	A64

## 2.1.6 Scalar arithmetic

### 2.1.6.1 Vector multiply-accumulate by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int16x4_t vmla_lane_s16(     int16x4_t a,     int16x4_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	MLA Vd.4H,Vn.4H,Vm.H[lane]	Vd.4H -> result	v7/A32/A64
<pre>int16x8_t vmlaq_lane_s16(     int16x8_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	MLA Vd.8H,Vn.8H,Vm.H[lane]	Vd.8H -> result	v7/A32/A64
<pre>int32x2_t vmla_lane_s32(     int32x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	MLA Vd.2S,Vn.2S,Vm.S[lane]	Vd.2S -> result	v7/A32/A64
<pre>int32x4_t vmlaq_lane_s32(     int32x4_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	MLA Vd.4S,Vn.4S,Vm.S[lane]	Vd.4S -> result	v7/A32/A64
<pre>uint16x4_t vmla_lane_u16(     uint16x4_t a,     uint16x4_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	MLA Vd.4H,Vn.4H,Vm.H[lane]	Vd.4H -> result	v7/A32/A64
<pre>uint16x8_t vmlaq_lane_u16(     uint16x8_t a,     uint16x8_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	MLA Vd.8H,Vn.8H,Vm.H[lane]	Vd.8H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x2_t vmla_lane_u32(     uint32x2_t a,     uint32x2_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLA Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64
<pre>uint32x4_t vmlaq_lane_u32(     uint32x4_t a,     uint32x4_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLA Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>float32x2_t vmla_lane_f32(     float32x2_t a,     float32x2_t b,     float32x2_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 1</pre>	<pre>RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 1</pre>	<pre>N/A</pre>	v7/A32/A64
<pre>float32x4_t vmlaq_lane_f32(     float32x4_t a,     float32x4_t b,     float32x2_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 1</pre>	<pre>RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 3</pre>	<pre>N/A</pre>	v7/A32/A64
<pre>int16x4_t vmla_laneq_s16(     int16x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLA Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>int16x8_t vmlaq_laneq_s16(     int16x8_t a,     int16x8_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLA Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>int32x2_t vmla_laneq_s32(     int32x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLA Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vmlaq_laneq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLA Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vmla_laneq_u16( uint16x4_t a, uint16x4_t b, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MLA Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vmlaq_laneq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MLA Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vmla_laneq_u32( uint32x2_t a, uint32x2_t b, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MLA Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vmlaq_laneq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MLA Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float32x2_t vmla_laneq_f32( float32x2_t a, float32x2_t b, float32x4_t v, const int lane)</code>	<code>0 &lt;= lane &lt;= 3</code>	<code>RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 1</code>	N/A	A64
<code>float32x4_t vmlaq_laneq_f32( float32x4_t a, float32x4_t b, float32x4_t v, const int lane)</code>	<code>0 &lt;= lane &lt;= 3</code>	<code>RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 3</code>	N/A	A64
<code>int32x4_t vmlal_lane_s16( int32x4_t a, int16x4_t b, int16x4_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmlal_lane_s32( int64x2_t a, int32x2_t b, int32x2_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vmlal_lane_u16(     uint32x4_t a,     uint16x4_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>uint64x2_t vmlal_lane_u32(     uint64x2_t a,     uint32x2_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vmlal_high_lane_s16(     int32x4_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vmlal_high_lane_s32(     int64x2_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>uint32x4_t vmlal_high_lane_u16(     uint32x4_t a,     uint16x8_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>uint64x2_t vmlal_high_lane_u32(     uint64x2_t a,     uint32x4_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vmlal_laneq_s16(     int32x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SMLAL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vmlal_laneq_s32(     int64x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SMLAL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vmlal_laneq_u16(   uint32x4_t a,   uint16x4_t b,   uint16x8_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>UMLAL Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>uint64x2_t vmlal_laneq_u32(   uint64x2_t a,   uint32x2_t b,   uint32x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>UMLAL Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vmlal_high_laneq_s16(   int32x4_t a,   int16x8_t b,   int16x8_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vmlal_high_laneq_s32(   int64x2_t a,   int32x4_t b,   int32x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>uint32x4_t vmlal_high_laneq_u16(   uint32x4_t a,   uint16x8_t b,   uint16x8_t v,   const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>uint64x2_t vmlal_high_laneq_u32(   uint64x2_t a,   uint32x4_t b,   uint32x4_t v,   const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int16x4_t vmla_n_s16(   int16x4_t a,   int16x4_t b,   int16_t c)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.H[0]</pre>	<pre>MLA Vd.4H,Vn.4H,Vm.H[0]</pre>	<pre>Vd.4H -&gt; result</pre>	v7/A32/A64
<pre>int16x8_t vmlaq_n_s16(   int16x8_t a,   int16x8_t b,   int16_t c)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.H[0]</pre>	<pre>MLA Vd.8H,Vn.8H,Vm.H[0]</pre>	<pre>Vd.8H -&gt; result</pre>	v7/A32/A64
<pre>int32x2_t vmla_n_s32(   int32x2_t a,   int32x2_t b,   int32_t c)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.S[0]</pre>	<pre>MLA Vd.2S,Vn.2S,Vm.S[0]</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vmlaq_n_s32( int32x4_t a, int32x4_t b, int32_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>MLA Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmla_n_u16( uint16x4_t a, uint16x4_t b, uint16_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>MLA Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmlaq_n_u16( uint16x8_t a, uint16x8_t b, uint16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>MLA Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmla_n_u32( uint32x2_t a, uint32x2_t b, uint32_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>MLA Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlaq_n_u32( uint32x4_t a, uint32x4_t b, uint32_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>MLA Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmla_n_f32( float32x2_t a, float32x2_t b, float32_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c) for i = 0 to 1</code>	N/A	v7/A32/A64
<code>float32x4_t vmlaq_n_f32( float32x4_t a, float32x4_t b, float32_t c)</code>	N/A	<code>RESULT[I] = a[i] + (b[i] * c) for i = 0 to 3</code>	N/A	v7/A32/A64

### 2.1.6.2 Vector multiply-subtract by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vmls_lane_s16( int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>MLS Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int16x8_t vmlsq_lane_s16(     int16x8_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	v7/A32/A64
<pre>int32x2_t vmls_lane_s32(     int32x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLS Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64
<pre>int32x4_t vmlsq_lane_s32(     int32x4_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLS Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>uint16x4_t vmls_lane_u16(     uint16x4_t a,     uint16x4_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	v7/A32/A64
<pre>uint16x8_t vmlsq_lane_u16(     uint16x8_t a,     uint16x8_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	v7/A32/A64
<pre>uint32x2_t vmls_lane_u32(     uint32x2_t a,     uint32x2_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLS Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	v7/A32/A64
<pre>uint32x4_t vmlsq_lane_u32(     uint32x4_t a,     uint32x4_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>MLS Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	v7/A32/A64
<pre>float32x2_t vmls_lane_f32(     float32x2_t a,     float32x2_t b,     float32x2_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 1</pre>	<pre>RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 1</pre>	<pre>N/A</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x4_t vmlsq_lane_f32(     float32x4_t a,     float32x4_t b,     float32x2_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 1</pre>	<pre>RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 3</pre>	N/A	v7/A32/A64
<pre>int16x4_t vmls_laneq_s16(     int16x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLS Vd.4H,Vn.4H,Vm.H[lane]</pre>	Vd.4H -> result	A64
<pre>int16x8_t vmlsq_laneq_s16(     int16x8_t a,     int16x8_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLS Vd.8H,Vn.8H,Vm.H[lane]</pre>	Vd.8H -> result	A64
<pre>int32x2_t vmls_laneq_s32(     int32x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.2S,Vn.2S,Vm.S[lane]</pre>	Vd.2S -> result	A64
<pre>int32x4_t vmlsq_laneq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.4S,Vn.4S,Vm.S[lane]</pre>	Vd.4S -> result	A64
<pre>uint16x4_t vmls_laneq_u16(     uint16x4_t a,     uint16x4_t b,     uint16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLS Vd.4H,Vn.4H,Vm.H[lane]</pre>	Vd.4H -> result	A64
<pre>uint16x8_t vmlsq_laneq_u16(     uint16x8_t a,     uint16x8_t b,     uint16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>MLS Vd.8H,Vn.8H,Vm.H[lane]</pre>	Vd.8H -> result	A64
<pre>uint32x2_t vmls_laneq_u32(     uint32x2_t a,     uint32x2_t b,     uint32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.2S,Vn.2S,Vm.S[lane]</pre>	Vd.2S -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vmlsq_laneq_u32(     uint32x4_t a,     uint32x4_t b,     uint32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>MLS Vd.4S,Vn.4S,Vm.S[lane]</pre>	Vd.4S -> result	A64
<pre>float32x2_t vmls_laneq_f32(     float32x2_t a,     float32x2_t b,     float32x4_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 3</pre>	<pre>RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 1</pre>	N/A	A64
<pre>float32x4_t vmlsq_laneq_f32(     float32x4_t a,     float32x4_t b,     float32x4_t v,     const int lane)</pre>	<pre>0 &lt;= lane &lt;= 3</pre>	<pre>RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 3</pre>	N/A	A64
<pre>int32x4_t vmlsl_lane_s16(     int32x4_t a,     int16x4_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SMLSLSL Vd.4S,Vn.4H,Vm.H[lane]</pre>	Vd.4S -> result	v7/A32/A64
<pre>int64x2_t vmlsl_lane_s32(     int64x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SMLSLSL Vd.2D,Vn.2S,Vm.S[lane]</pre>	Vd.2D -> result	v7/A32/A64
<pre>uint32x4_t vmlsl_lane_u16(     uint32x4_t a,     uint16x4_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>UMLSLSL Vd.4S,Vn.4H,Vm.H[lane]</pre>	Vd.4S -> result	v7/A32/A64
<pre>uint64x2_t vmlsl_lane_u32(     uint64x2_t a,     uint32x2_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>UMLSLSL Vd.2D,Vn.2S,Vm.S[lane]</pre>	Vd.2D -> result	v7/A32/A64
<pre>int32x4_t vmlsl_high_lane_s16(     int32x4_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SMLSLSL2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	Vd.4S -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int64x2_t vmlsl_high_lane_s32(     int64x2_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SMLS2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>uint32x4_t vmlsl_high_lane_u16(     uint32x4_t a,     uint16x8_t b,     uint16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>UMLS2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>uint64x2_t vmlsl_high_lane_u32(     uint64x2_t a,     uint32x4_t b,     uint32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>UMLS2 Vd.2D,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vmlsl_laneq_s16(     int32x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SMLS Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int64x2_t vmlsl_laneq_s32(     int64x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SMLS Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>uint32x4_t vmlsl_laneq_u16(     uint32x4_t a,     uint16x4_t b,     uint16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>UMLS Vd.4S,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>uint64x2_t vmlsl_laneq_u32(     uint64x2_t a,     uint32x2_t b,     uint32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2D b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>UMLS Vd.2D,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>int32x4_t vmlsl_high_laneq_s16(     int32x4_t a,     int16x8_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SMLS2 Vd.4S,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vmlsl_high_laneq_s32( int64x2_t a, int32x4_t b, int32x4_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x4_t vmlsl_high_laneq_u16( uint32x4_t a, uint16x8_t b, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmlsl_high_laneq_u32( uint64x2_t a, uint32x4_t b, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.6.3 Vector multiply by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vmul_n_s16( int16x4_t a, int16_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.H[0]</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmulq_n_s16( int16x8_t a, int16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.H[0]</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmul_n_s32( int32x2_t a, int32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmulq_n_s32( int32x4_t a, int32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmul_n_u16( uint16x4_t a, uint16_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.H[0]</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmulq_n_u16( uint16x8_t a, uint16_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.H[0]</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmul_n_u32( uint32x2_t a, uint32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vmulq_n_u32( uint32x4_t a, uint32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmul_n_f32( float32x2_t a, float32_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.S[0]</code>	<code>FMUL Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vmulq_n_f32( float32x4_t a, float32_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.S[0]</code>	<code>FMUL Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vmul_n_f64( float64x1_t a, float64_t b)</code>	<code>a -&gt; Dn b -&gt; Vm.D[0]</code>	<code>FMUL Dd,Dn,Vm.D[0]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulq_n_f64( float64x2_t a, float64_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.D[0]</code>	<code>FMUL Vd.2D,Vn.2D,Vm.D[0]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x4_t vmul_lane_s16( int16x4_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmulq_lane_s16( int16x8_t a, int16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmul_lane_s32( int32x2_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmulq_lane_s32( int32x4_t a, int32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmul_lane_u16( uint16x4_t a, uint16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmulq_lane_u16( uint16x8_t a, uint16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vmul_lane_u32( uint32x2_t a, uint32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmulq_lane_u32( uint32x4_t a, uint32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmul_lane_f32( float32x2_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vmulq_lane_f32( float32x4_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vmul_lane_f64( float64x1_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMUL Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulq_lane_f64( float64x2_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Vn.2D v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMUL Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32_t vmuls_lane_f32( float32_t a, float32x2_t v, const int lane)</code>	<code>a -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>FMUL Sd,Sn,Vm.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vmuld_lane_f64( float64_t a, float64x1_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.1D 0 &lt;= lane &lt;= 0</code>	<code>FMUL Dd,Dn,Vm.S[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>int16x4_t vmul_laneq_s16( int16x4_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vmulq_laneq_s16( int16x8_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vmul_laneq_s32( int32x2_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vmulq_laneq_s32( int32x4_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint16x4_t vmul_laneq_u16( uint16x4_t a, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MUL Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vmulq_laneq_u16( uint16x8_t a, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>MUL Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vmul_laneq_u32( uint32x2_t a, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vmulq_laneq_u32( uint32x4_t a, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>MUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float32x2_t vmul_laneq_f32( float32x2_t a, float32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMUL Vd.2S,Vn.2S,Vm.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vmulq_laneq_f32( float32x4_t a, float32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>FMUL Vd.4S,Vn.4S,Vm.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vmul_laneq_f64( float64x1_t a, float64x2_t v, const int lane)</code>	<code>a -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMUL Dd,Dn,Vm.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vmulq_laneq_f64( float64x2_t a, float64x2_t v, const int lane)</code>	<code>a -&gt; Vn.2D v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</code>	<code>FMUL Vd.2D,Vn.2D,Vm.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32_t vmuls_laneq_f32(     float32_t a,     float32x4_t v,     const int lane)</pre>	<pre>a -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	FMUL Sd,Sn,Vm.S[lane]	Sd -> result	A64
<pre>float64_t vmuld_laneq_f64(     float64_t a,     float64x2_t v,     const int lane)</pre>	<pre>a -&gt; Dn v -&gt; Vm.2D 0 &lt;= lane &lt;= 1</pre>	FMUL Dd,Dn,Vm.D[lane]	Dd -> result	A64

#### 2.1.6.4 Vector multiply by scalar and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x4_t vmull_n_s16(     int16x4_t a,     int16_t b)</pre>	<pre>a -&gt; Vn.4H b -&gt; Vm.H[0]</pre>	SMULL Vd.4S,Vn.4H,Vm.H[0]	Vd.4S -> result	v7/A32/A64
<pre>int64x2_t vmull_n_s32(     int32x2_t a,     int32_t b)</pre>	<pre>a -&gt; Vn.2S b -&gt; Vm.S[0]</pre>	SMULL Vd.2D,Vn.2S,Vm.S[0]	Vd.2D -> result	v7/A32/A64
<pre>uint32x4_t vmull_n_u16(     uint16x4_t a,     uint16_t b)</pre>	<pre>a -&gt; Vn.4H b -&gt; Vm.H[0]</pre>	UMULL Vd.4S,Vn.4H,Vm.H[0]	Vd.4S -> result	v7/A32/A64
<pre>uint64x2_t vmull_n_u32(     uint32x2_t a,     uint32_t b)</pre>	<pre>a -&gt; Vn.2S b -&gt; Vm.S[0]</pre>	UMULL Vd.2D,Vn.2S,Vm.S[0]	Vd.2D -> result	v7/A32/A64
<pre>int32x4_t vmull_high_n_s16(     int16x8_t a,     int16_t b)</pre>	<pre>a -&gt; Vn.8H b -&gt; Vm.H[0]</pre>	SMULL2 Vd.4S,Vn.8H,Vm.H[0]	Vd.4S -> result	A64
<pre>int64x2_t vmull_high_n_s32(     int32x4_t a,     int32_t b)</pre>	<pre>a -&gt; Vn.4S b -&gt; Vm.S[0]</pre>	SMULL2 Vd.2D,Vn.4S,Vm.S[0]	Vd.2D -> result	A64
<pre>uint32x4_t vmull_high_n_u16(     uint16x8_t a,     uint16_t b)</pre>	<pre>a -&gt; Vn.8H b -&gt; Vm.H[0]</pre>	UMULL2 Vd.4S,Vn.8H,Vm.H[0]	Vd.4S -> result	A64
<pre>uint64x2_t vmull_high_n_u32(     uint32x4_t a,     uint32_t b)</pre>	<pre>a -&gt; Vn.4S b -&gt; Vm.S[0]</pre>	UMULL2 Vd.2D,Vn.4S,Vm.S[0]	Vd.2D -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vmull_lane_s16(   int16x4_t a,   int16x4_t v,   const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SMULL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmull_lane_s32(   int32x2_t a,   int32x2_t v,   const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SMULL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmull_lane_u16(   uint16x4_t a,   uint16x4_t v,   const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>UMULL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vmull_lane_u32(   uint32x2_t a,   uint32x2_t v,   const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>UMULL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmull_high_lane_s16(   int16x8_t a,   int16x4_t v,   const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>SMULL2 Vd.4S,Vn.8H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmull_high_lane_s32(   int32x4_t a,   int32x2_t v,   const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>SMULL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x4_t vmull_high_lane_u16(   uint16x8_t a,   uint16x4_t v,   const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>UMULL2 Vd.4S,Vn.8H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmull_high_lane_u32(   uint32x4_t a,   uint32x2_t v,   const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</code>	<code>UMULL2 Vd.2D,Vn.4S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vmull_laneq_s16(   int16x4_t a,   int16x8_t v,   const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SMULL Vd.4S,Vn.4H,Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmull_laneq_s32(   int32x2_t a,   int32x4_t v,   const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SMULL Vd.2D,Vn.2S,Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vmull_laneq_u16( uint16x4_t a, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>UMULL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmull_laneq_u32( uint32x2_t a, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>UMULL Vd.2D, Vn.2S, Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int32x4_t vmull_high_laneq_s16( int16x8_t a, int16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>SMULL2 Vd.4S, Vn.8H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmull_high_laneq_s32( int32x4_t a, int32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>SMULL2 Vd.2D, Vn.4S, Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x4_t vmull_high_laneq_u16( uint16x8_t a, uint16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>UMULL2 Vd.4S, Vn.8H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmull_high_laneq_u32( uint32x4_t a, uint32x4_t v, const int lane)</code>	<code>a -&gt; Vn.4S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</code>	<code>UMULL2 Vd.2D, Vn.4S, Vm.S[lane]</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.6.5 Vector multiply-accumulate by scalar and widen

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vmlal_n_s16( int32x4_t a, int16x4_t b, int16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>SMLAL Vd.4S, Vn.4H, Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmlal_n_s32( int64x2_t a, int32x2_t b, int32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>SMLAL Vd.2D, Vn.2S, Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlal_n_u16( uint32x4_t a, uint16x4_t b, uint16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>UMLAL Vd.4S, Vn.4H, Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vmlal_n_u32( uint64x2_t a, uint32x2_t b, uint32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>UMLAL Vd.2D,Vn.2S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlal_high_n_s16( int32x4_t a, int16x8_t b, int16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>SMLAL2 Vd.4S,Vn.8H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vmlal_high_n_s32( int64x2_t a, int32x4_t b, int32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>SMLAL2 Vd.2D,Vn.4S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x4_t vmlal_high_n_u16( uint32x4_t a, uint16x8_t b, uint16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>UMLAL2 Vd.4S,Vn.8H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmlal_high_n_u32( uint64x2_t a, uint32x4_t b, uint32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>UMLAL2 Vd.2D,Vn.4S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int16x4_t vmls_n_s16( int16x4_t a, int16x4_t b, int16_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>MLS Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmlsq_n_s16( int16x8_t a, int16x8_t b, int16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>MLS Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmls_n_s32( int32x2_t a, int32x2_t b, int32_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>MLS Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlsq_n_s32( int32x4_t a, int32x4_t b, int32_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>MLS Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmls_n_u16( uint16x4_t a, uint16x4_t b, uint16_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>MLS Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vmlsq_n_u16( uint16x8_t a, uint16x8_t b, uint16_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>MLS Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmls_n_u32( uint32x2_t a, uint32x2_t b, uint32_t c)</code>	<code>a -&gt; Vd.2S b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>MLS Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlsq_n_u32( uint32x4_t a, uint32x4_t b, uint32_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>MLS Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vmls_n_f32( float32x2_t a, float32x2_t b, float32_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c) for i = 0 to 1</code>	N/A	v7/A32/A64
<code>float32x4_t vmlsq_n_f32( float32x4_t a, float32x4_t b, float32_t c)</code>	N/A	<code>RESULT[I] = a[i] - (b[i] * c) for i = 0 to 3</code>	N/A	v7/A32/A64
<code>int32x4_t vmlsl_n_s16( int32x4_t a, int16x4_t b, int16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>SMLSL Vd.4S,Vn.4H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vmlsl_n_s32( int64x2_t a, int32x2_t b, int32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>SMLSL Vd.2D,Vn.2S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmlsl_n_u16( uint32x4_t a, uint16x4_t b, uint16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4H c -&gt; Vm.H[0]</code>	<code>UMLSL Vd.4S,Vn.4H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vmlsl_n_u32( uint64x2_t a, uint32x2_t b, uint32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.2S c -&gt; Vm.S[0]</code>	<code>UMLSL Vd.2D,Vn.2S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmlsl_high_n_s16( int32x4_t a, int16x8_t b, int16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>SMLSL2 Vd.4S,Vn.8H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vmlsl_high_n_s32( int64x2_t a, int32x4_t b, int32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>SMLSL2 Vd.2D,Vn.4S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint32x4_t vmlsl_high_n_u16( uint32x4_t a, uint16x8_t b, uint16_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.8H c -&gt; Vm.H[0]</code>	<code>UMLSL2 Vd.4S,Vn.8H,Vm.H[0]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vmlsl_high_n_u32( uint64x2_t a, uint32x4_t b, uint32_t c)</code>	<code>a -&gt; Vd.2D b -&gt; Vn.4S c -&gt; Vm.S[0]</code>	<code>UMLSL2 Vd.2D,Vn.4S,Vm.S[0]</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.6.6 Fused multiply-accumulate by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vfma_n_f32( float32x2_t a, float32x2_t b, float32_t n)</code>	<code>n -&gt; Vm.S[0] b -&gt; Vn.2S a -&gt; Vd.2S</code>	<code>FMLA Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vfmaq_n_f32( float32x4_t a, float32x4_t b, float32_t n)</code>	<code>n -&gt; Vm.S[0] b -&gt; Vn.4S a -&gt; Vd.4S</code>	<code>FMLA Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vfms_n_f32( float32x2_t a, float32x2_t b, float32_t n)</code>	<code>n -&gt; Vm.S[0] b -&gt; Vn.2S a -&gt; Vd.2S</code>	<code>FMLS Vd.2S,Vn.2S,Vm.S[0]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vfmsq_n_f32( float32x4_t a, float32x4_t b, float32_t n)</code>	<code>n -&gt; Vm.S[0] b -&gt; Vn.4S a -&gt; Vd.4S</code>	<code>FMLS Vd.4S,Vn.4S,Vm.S[0]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x1_t vfma_n_f64( float64x1_t a, float64x1_t b, float64_t n)</code>	<code>b -&gt; Dn n -&gt; Dm a -&gt; Da</code>	<code>FMADD Dd,Dn,Dm,Da</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmaq_n_f64( float64x2_t a, float64x2_t b, float64_t n)</code>	<code>n -&gt; Vm.D[0] b -&gt; Vn.2D a -&gt; Vd.2D</code>	<code>FMLA Vd.2D,Vn.2D,Vm.D[0]</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1_t vfms_n_f64(float64x1_t a, float64x1_t b, float64_t n)</code>	<code>b -&gt; Dn n -&gt; Dm a -&gt; Da</code>	<code>FMSUB Dd, Dn, Dm, Da</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vfmsq_n_f64(float64x2_t a, float64x2_t b, float64_t n)</code>	<code>n -&gt; Vm.D[0] b -&gt; Vn.2D a -&gt; Vd.2D</code>	<code>FMLS Vd.2D, Vn.2D, Vm.D[0]</code>	<code>Vd.2D -&gt; result</code>	A64

## 2.1.7 Logical

### 2.1.7.1 Negate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vneg_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>NEG Vd.8B, Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vnegq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>NEG Vd.16B, Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vneg_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>NEG Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vnegq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>NEG Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vneg_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>NEG Vd.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vnegq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>NEG Vd.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float32x2_t vneg_f32(float32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>FNEG Vd.2S, Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vnegq_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>FNEG Vd.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vneg_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>NEG Dd, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64_t vnegd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>NEG Dd, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vnegq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>NEG Vd.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float64x1_t vneg_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FNEG Dd, Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vnegq_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>FNEG Vd.2D, Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.7.2 Saturating Negate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vqneg_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>SQNEG Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vqnegq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>SQNEG Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vqneg_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SQNEG Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vqnegq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SQNEG Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vqneg_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>SQNEG Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vqnegq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>SQNEG Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vqneg_s64(int64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>SQNEG Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vqnegq_s64(int64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>SQNEG Vd.2D,Vn.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int8_t vqnegb_s8(int8_t a)</code>	<code>a -&gt; Bn</code>	<code>SQNEG Bd,Bn</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vqnegh_s16(int16_t a)</code>	<code>a -&gt; Hn</code>	<code>SQNEG Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vqnegs_s32(int32_t a)</code>	<code>a -&gt; Sn</code>	<code>SQNEG Sd,Sn</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vqnegd_s64(int64_t a)</code>	<code>a -&gt; Dn</code>	<code>SQNEG Dd,Dn</code>	<code>Dd -&gt; result</code>	A64

### 2.1.7.3 Bitwise NOT

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vmvn_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vmvnq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vmvn_s16(int16x4_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vmvnq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t vmvn_s32(int32x2_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vmvnq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vmvn_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vmvnq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vmvn_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vmvnq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vmvn_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vmvnq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vmvn_p8(poly8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>MVN Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vmvnq_p8(poly8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>MVN Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

#### 2.1.7.4 AND

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vand_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vandq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vand_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vandq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t vand_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vandq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t vand_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Dn b -&gt; Dm</code>	<code>AND Dd,Dn,Dm</code>	<code>Dd -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vandq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vand_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vandq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vand_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vandq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vand_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vandq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vand_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>AND Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vandq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>AND Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.1.7.5 OR

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vorr_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vorrq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vorrq_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vorrq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t vorrq_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vorrq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t vorrq_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int64x2_t vorrq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vorrq_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vorrq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vorrq_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vorrq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vorrq_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vorrq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vorr_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vorrq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.1.7.6 Exclusive OR

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t veor_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t veorq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t veor_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t veorq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t veor_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t veorq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t veor_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int64x2_t veorq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t veor_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t veorq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t veor_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t veorq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t veor_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t veorq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint64x1_t veor_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>EOR Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t veorq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>EOR Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.1.7.7 OR-NOT

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vorn_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORN Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vornq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORN Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vorn_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ORN Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vornq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ORN Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vorn_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int32x4_t vorng_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>int64x1_t vorn_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int64x2_t vorng_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>uint8x8_t vorn_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x16_t vorng_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>uint16x4_t vorn_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint16x8_t vorng_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>uint32x2_t vorn_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint32x4_t vorng_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64
<code>uint64x1_t vorn_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	ORN Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint64x2_t vorng_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	ORN Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64

## 2.1.8 Bit manipulation

### 2.1.8.1 Count leading sign bits

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vcls_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CLS Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vclsq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CLS Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vcls_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CLS Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vclsq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CLS Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vcls_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CLS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vclsq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CLS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int8x8_t vcls_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CLS Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vclsq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CLS Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vcls_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CLS Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vclsq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CLS Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vcls_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CLS Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vclsq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CLS Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

### 2.1.8.2 Count leading zeros

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vclz_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CLZ Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vclzq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CLZ Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vclz_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CLZ Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vclzq_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CLZ Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vclz_s32(int32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CLZ Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vclzq_s32(int32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CLZ Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vclz_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CLZ Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vclzq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CLZ Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vclz_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>CLZ Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vclzq_u16(uint16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>CLZ Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vclz_u32(uint32x2_t a)</code>	<code>a -&gt; Vn.2S</code>	<code>CLZ Vd.2S,Vn.2S</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vclzq_u32(uint32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>CLZ Vd.4S,Vn.4S</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

### 2.1.8.3 Population count

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vcnt_s8(int8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CNT Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vcntq_s8(int8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CNT Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vcnt_u8(uint8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CNT Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcntq_u8(uint8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CNT Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vcnt_p8(poly8x8_t a)</code>	<code>a -&gt; Vn.8B</code>	<code>CNT Vd.8B,Vn.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vcntq_p8(poly8x16_t a)</code>	<code>a -&gt; Vn.16B</code>	<code>CNT Vd.16B,Vn.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.1.8.4 Bitwise clear

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vbic_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vbicq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vbic_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vbicq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t vbic_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vbicq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t vbic_s64( int64x1_t a, int64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int64x2_t vbicq_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vbic_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vbicq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vbic_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vbicq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vbic_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vbicq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vbic_u64( uint64x1_t a, uint64x1_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>BIC Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vbicq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>BIC Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.1.8.5 Bitwise select

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vbsl_s8( uint8x8_t a, int8x8_t b, int8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vbslq_s8( uint8x16_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vbsl_s16( uint16x4_t a, int16x4_t b, int16x4_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vbslq_s16( uint16x8_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int32x2_t vbsl_s32( uint32x2_t a, int32x2_t b, int32x2_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vbslq_s32( uint32x4_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t vbsl_s64( uint64x1_t a, int64x1_t b, int64x1_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vbslq_s64( uint64x2_t a, int64x2_t b, int64x2_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vbsl_u8( uint8x8_t a, uint8x8_t b, uint8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vbslq_u8( uint8x16_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vbsl_u16( uint16x4_t a, uint16x4_t b, uint16x4_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vbslq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vbsl_u32( uint32x2_t a, uint32x2_t b, uint32x2_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vbslq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vbsl_u64( uint64x1_t a, uint64x1_t b, uint64x1_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vbslq_u64( uint64x2_t a, uint64x2_t b, uint64x2_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vbsl_p64( poly64x1_t a, poly64x1_t b, poly64x1_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly64x2_t vbslq_p64( poly64x2_t a, poly64x2_t b, poly64x2_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A32/A64
<code>float32x2_t vbsl_f32( uint32x2_t a, float32x2_t b, float32x2_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>float32x4_t vbslq_f32( uint32x4_t a, float32x4_t b, float32x4_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vbsl_p8( uint8x8_t a, poly8x8_t b, poly8x8_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vbslq_p8( uint8x16_t a, poly8x16_t b, poly8x16_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vbsl_p16( uint16x4_t a, poly16x4_t b, poly16x4_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vbslq_p16( uint16x8_t a, poly16x8_t b, poly16x8_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>float64x1_t vbsl_f64( uint64x1_t a, float64x1_t b, float64x1_t c)</code>	<code>a -&gt; Vd.8B b -&gt; Vn.8B c -&gt; Vm.8B</code>	<code>BSL Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>float64x2_t vbslq_f64( uint64x2_t a, float64x2_t b, float64x2_t c)</code>	<code>a -&gt; Vd.16B b -&gt; Vn.16B c -&gt; Vm.16B</code>	<code>BSL Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

## 2.1.9 Vector manipulation

### 2.1.9.1 Copy vector lane

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int8x8_t vcopy_lane_s8(     int8x8_t a,     const int lane1,     int8x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.8B -> result	A64
<pre>int8x16_t vcopyq_lane_s8(     int8x16_t a,     const int lane1,     int8x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.16B -> result	A64
<pre>int16x4_t vcopy_lane_s16(     int16x4_t a,     const int lane1,     int16x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.4H -> result	A64
<pre>int16x8_t vcopyq_lane_s16(     int16x8_t a,     const int lane1,     int16x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.8H -> result	A64
<pre>int32x2_t vcopy_lane_s32(     int32x2_t a,     const int lane1,     int32x2_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.2S -> result	A64
<pre>int32x4_t vcopyq_lane_s32(     int32x4_t a,     const int lane1,     int32x2_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.4S -> result	A64
<pre>int64x1_t vcopy_lane_s64(     int64x1_t a,     const int lane1,     int64x1_t b,     const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A64
<pre>int64x2_t vcopyq_lane_s64(     int64x2_t a,     const int lane1,     int64x1_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vcopy_lane_u8( uint8x8_t a, const int lane1, uint8x8_t b, const int lane2)</code>	<code>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</code>	<code>INS Vd.B[lane1],Vn.B[lane2]</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vcopyq_lane_u8( uint8x16_t a, const int lane1, uint8x8_t b, const int lane2)</code>	<code>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</code>	<code>INS Vd.B[lane1],Vn.B[lane2]</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vcopy_lane_u16( uint16x4_t a, const int lane1, uint16x4_t b, const int lane2)</code>	<code>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vcopyq_lane_u16( uint16x8_t a, const int lane1, uint16x4_t b, const int lane2)</code>	<code>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vcopy_lane_u32( uint32x2_t a, const int lane1, uint32x2_t b, const int lane2)</code>	<code>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</code>	<code>INS Vd.S[lane1],Vn.S[lane2]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vcopyq_lane_u32( uint32x4_t a, const int lane1, uint32x2_t b, const int lane2)</code>	<code>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</code>	<code>INS Vd.S[lane1],Vn.S[lane2]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vcopy_lane_u64( uint64x1_t a, const int lane1, uint64x1_t b, const int lane2)</code>	<code>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</code>	<code>DUP Dd,Vn.D[lane2]</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vcopyq_lane_u64( uint64x2_t a, const int lane1, uint64x1_t b, const int lane2)</code>	<code>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</code>	<code>INS Vd.D[lane1],Vn.D[lane2]</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly64x1_t vcopy_lane_p64(   poly64x1_t a,   const int lane1,   poly64x1_t b,   const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A32/A64
<pre>poly64x2_t vcopyq_lane_p64(   poly64x2_t a,   const int lane1,   poly64x1_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A32/A64
<pre>float32x2_t vcopy_lane_f32(   float32x2_t a,   const int lane1,   float32x2_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.2S -> result	A64
<pre>float32x4_t vcopyq_lane_f32(   float32x4_t a,   const int lane1,   float32x2_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.2S 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.4S -> result	A64
<pre>float64x1_t vcopy_lane_f64(   float64x1_t a,   const int lane1,   float64x1_t b,   const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A64
<pre>float64x2_t vcopyq_lane_f64(   float64x2_t a,   const int lane1,   float64x1_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.1D 0 &lt;= lane2 &lt;= 0</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A64
<pre>poly8x8_t vcopy_lane_p8(   poly8x8_t a,   const int lane1,   poly8x8_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.8B -> result	A64
<pre>poly8x16_t vcopyq_lane_p8(   poly8x16_t a,   const int lane1,   poly8x8_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.8B 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.16B -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly16x4_t vcopy_lane_p16(     poly16x4_t a,     const int lane1,     poly16x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</pre>	<pre>INS Vd.H[lane1],Vn.H[lane2]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>poly16x8_t vcopyq_lane_p16(     poly16x8_t a,     const int lane1,     poly16x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</pre>	<pre>INS Vd.H[lane1],Vn.H[lane2]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>int8x8_t vcopy_laneq_s8(     int8x8_t a,     const int lane1,     int8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	<pre>INS Vd.B[lane1],Vn.B[lane2]</pre>	<pre>Vd.8B -&gt; result</pre>	A64
<pre>int8x16_t vcopyq_laneq_s8(     int8x16_t a,     const int lane1,     int8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	<pre>INS Vd.B[lane1],Vn.B[lane2]</pre>	<pre>Vd.16B -&gt; result</pre>	A64
<pre>int16x4_t vcopy_laneq_s16(     int16x4_t a,     const int lane1,     int16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	<pre>INS Vd.H[lane1],Vn.H[lane2]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>int16x8_t vcopyq_laneq_s16(     int16x8_t a,     const int lane1,     int16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	<pre>INS Vd.H[lane1],Vn.H[lane2]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>int32x2_t vcopy_laneq_s32(     int32x2_t a,     const int lane1,     int32x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	<pre>INS Vd.S[lane1],Vn.S[lane2]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vcopyq_laneq_s32(     int32x4_t a,     const int lane1,     int32x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	<pre>INS Vd.S[lane1],Vn.S[lane2]</pre>	<pre>Vd.4S -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int64x1_t vcopy_laneq_s64(     int64x1_t a,     const int lane1,     int64x2_t b,     const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A64
<pre>int64x2_t vcopyq_laneq_s64(     int64x2_t a,     const int lane1,     int64x2_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A64
<pre>uint8x8_t vcopy_laneq_u8(     uint8x8_t a,     const int lane1,     uint8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.8B -> result	A64
<pre>uint8x16_t vcopyq_laneq_u8(     uint8x16_t a,     const int lane1,     uint8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.16B -> result	A64
<pre>uint16x4_t vcopy_laneq_u16(     uint16x4_t a,     const int lane1,     uint16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.4H -> result	A64
<pre>uint16x8_t vcopyq_laneq_u16(     uint16x8_t a,     const int lane1,     uint16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.8H -> result	A64
<pre>uint32x2_t vcopy_laneq_u32(     uint32x2_t a,     const int lane1,     uint32x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.2S -> result	A64
<pre>uint32x4_t vcopyq_laneq_u32(     uint32x4_t a,     const int lane1,     uint32x4_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.4S -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint64x1_t vcopy_laneq_u64(   uint64x1_t a,   const int lane1,   uint64x2_t b,   const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A64
<pre>uint64x2_t vcopyq_laneq_u64(   uint64x2_t a,   const int lane1,   uint64x2_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A64
<pre>poly64x1_t vcopy_laneq_p64(   poly64x1_t a,   const int lane1,   poly64x2_t b,   const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A32/A64
<pre>poly64x2_t vcopyq_laneq_p64(   poly64x2_t a,   const int lane1,   poly64x2_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A32/A64
<pre>float32x2_t vcopy_laneq_f32(   float32x2_t a,   const int lane1,   float32x4_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2S 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.2S -> result	A64
<pre>float32x4_t vcopyq_laneq_f32(   float32x4_t a,   const int lane1,   float32x4_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.4S 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4S 0 &lt;= lane2 &lt;= 3</pre>	INS Vd.S[lane1],Vn.S[lane2]	Vd.4S -> result	A64
<pre>float64x1_t vcopy_laneq_f64(   float64x1_t a,   const int lane1,   float64x2_t b,   const int lane2)</pre>	<pre>a -&gt; UNUSED 0 &lt;= lane1 &lt;= 0 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	DUP Dd,Vn.D[lane2]	Dd -> result	A64
<pre>float64x2_t vcopyq_laneq_f64(   float64x2_t a,   const int lane1,   float64x2_t b,   const int lane2)</pre>	<pre>a -&gt; Vd.2D 0 &lt;= lane1 &lt;= 1 b -&gt; Vn.2D 0 &lt;= lane2 &lt;= 1</pre>	INS Vd.D[lane1],Vn.D[lane2]	Vd.2D -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly8x8_t vcopy_laneq_p8(     poly8x8_t a,     const int lane1,     poly8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8B 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.8B -> result	A64
<pre>poly8x16_t vcopyq_laneq_p8(     poly8x16_t a,     const int lane1,     poly8x16_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.16B 0 &lt;= lane1 &lt;= 15 b -&gt; Vn.16B 0 &lt;= lane2 &lt;= 15</pre>	INS Vd.B[lane1],Vn.B[lane2]	Vd.16B -> result	A64
<pre>poly16x4_t vcopy_laneq_p16(     poly16x4_t a,     const int lane1,     poly16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.4H -> result	A64
<pre>poly16x8_t vcopyq_laneq_p16(     poly16x8_t a,     const int lane1,     poly16x8_t b,     const int lane2)</pre>	<pre>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</pre>	INS Vd.H[lane1],Vn.H[lane2]	Vd.8H -> result	A64

### 2.1.9.2 Reverse bits within elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vrbit_s8(int8x8_t a)	a -> Vn.8B	RBIT Vd.8B,Vn.8B	Vd.8B -> result	A64
int8x16_t vrbitq_s8(int8x16_t a)	a -> Vn.16B	RBIT Vd.16B,Vn.16B	Vd.16B -> result	A64
uint8x8_t vrbit_u8(uint8x8_t a)	a -> Vn.8B	RBIT Vd.8B,Vn.8B	Vd.8B -> result	A64
uint8x16_t vrbitq_u8(uint8x16_t a)	a -> Vn.16B	RBIT Vd.16B,Vn.16B	Vd.16B -> result	A64
poly8x8_t vrbit_p8(poly8x8_t a)	a -> Vn.8B	RBIT Vd.8B,Vn.8B	Vd.8B -> result	A64
poly8x16_t vrbitq_p8(poly8x16_t a)	a -> Vn.16B	RBIT Vd.16B,Vn.16B	Vd.16B -> result	A64

### 2.1.9.3 Create vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vcreate_s8(uint64_t a)	a -> Xn	INS Vd.D[0],Xn	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vcreate_s16(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vcreate_s32(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vcreate_s64(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vcreate_u8(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vcreate_u16(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vcreate_u32(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vcreate_u64(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vcreate_p64(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.1D -&gt; result</code>	A32/A64
<code>float16x4_t vcreate_f16(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float32x2_t vcreate_f32(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vcreate_p8(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vcreate_p16(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float64x1_t vcreate_f64(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.1D -&gt; result</code>	A64

#### 2.1.9.4 Set all lanes to the same value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vdup_n_s8(int8_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.8B,rn</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vdupq_n_s8(int8_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.16B,rn</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vdup_n_s16(int16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.4H,rn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vdupq_n_s16(int16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.8H,rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vdup_n_s32(int32_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.2S,rn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vdupq_n_s32(int32_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.4S,rn</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int64x1_t vdup_n_s64(int64_t value)	value -> rn	INS Dd.D[0],xn	Vd.1D -> result	v7/A32/A64
int64x2_t vdupq_n_s64(int64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	v7/A32/A64
uint8x8_t vdup_n_u8(uint8_t value)	value -> rn	DUP Vd.8B,rn	Vd.8B -> result	v7/A32/A64
uint8x16_t vdupq_n_u8(uint8_t value)	value -> rn	DUP Vd.16B,rn	Vd.16B -> result	v7/A32/A64
uint16x4_t vdup_n_u16(uint16_t value)	value -> rn	DUP Vd.4H,rn	Vd.4H -> result	v7/A32/A64
uint16x8_t vdupq_n_u16(uint16_t value)	value -> rn	DUP Vd.8H,rn	Vd.8H -> result	v7/A32/A64
uint32x2_t vdup_n_u32(uint32_t value)	value -> rn	DUP Vd.2S,rn	Vd.2S -> result	v7/A32/A64
uint32x4_t vdupq_n_u32(uint32_t value)	value -> rn	DUP Vd.4S,rn	Vd.4S -> result	v7/A32/A64
uint64x1_t vdup_n_u64(uint64_t value)	value -> rn	INS Dd.D[0],xn	Vd.1D -> result	v7/A32/A64
uint64x2_t vdupq_n_u64(uint64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	v7/A32/A64
poly64x1_t vdup_n_p64(poly64_t value)	value -> rn	INS Dd.D[0],xn	Vd.1D -> result	A32/A64
poly64x2_t vdupq_n_p64(poly64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	A32/A64
float32x2_t vdup_n_f32(float32_t value)	value -> rn	DUP Vd.2S,rn	Vd.2S -> result	v7/A32/A64
float32x4_t vdupq_n_f32(float32_t value)	value -> rn	DUP Vd.4S,rn	Vd.4S -> result	v7/A32/A64
poly8x8_t vdup_n_p8(poly8_t value)	value -> rn	DUP Vd.8B,rn	Vd.8B -> result	v7/A32/A64
poly8x16_t vdupq_n_p8(poly8_t value)	value -> rn	DUP Vd.16B,rn	Vd.16B -> result	v7/A32/A64
poly16x4_t vdup_n_p16(poly16_t value)	value -> rn	DUP Vd.4H,rn	Vd.4H -> result	v7/A32/A64
poly16x8_t vdupq_n_p16(poly16_t value)	value -> rn	DUP Vd.8H,rn	Vd.8H -> result	v7/A32/A64
float64x1_t vdup_n_f64(float64_t value)	value -> rn	INS Dd.D[0],xn	Vd.1D -> result	A64
float64x2_t vdupq_n_f64(float64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	A64
int8x8_t vmov_n_s8(int8_t value)	value -> rn	DUP Vd.8B,rn	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x16_t vmovq_n_s8(int8_t value)	value -> rn	DUP Vd.16B,rn	Vd.16B -> result	v7/A32/A64
int16x4_t vmov_n_s16(int16_t value)	value -> rn	DUP Vd.4H,rn	Vd.4H -> result	v7/A32/A64
int16x8_t vmovq_n_s16(int16_t value)	value -> rn	DUP Vd.8H,rn	Vd.8H -> result	v7/A32/A64
int32x2_t vmov_n_s32(int32_t value)	value -> rn	DUP Vd.2S,rn	Vd.2S -> result	v7/A32/A64
int32x4_t vmovq_n_s32(int32_t value)	value -> rn	DUP Vd.4S,rn	Vd.4S -> result	v7/A32/A64
int64x1_t vmov_n_s64(int64_t value)	value -> rn	DUP Vd.1D,rn	Vd.1D -> result	v7/A32/A64
int64x2_t vmovq_n_s64(int64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	v7/A32/A64
uint8x8_t vmov_n_u8(uint8_t value)	value -> rn	DUP Vd.8B,rn	Vd.8B -> result	v7/A32/A64
uint8x16_t vmovq_n_u8(uint8_t value)	value -> rn	DUP Vd.16B,rn	Vd.16B -> result	v7/A32/A64
uint16x4_t vmov_n_u16(uint16_t value)	value -> rn	DUP Vd.4H,rn	Vd.4H -> result	v7/A32/A64
uint16x8_t vmovq_n_u16(uint16_t value)	value -> rn	DUP Vd.8H,rn	Vd.8H -> result	v7/A32/A64
uint32x2_t vmov_n_u32(uint32_t value)	value -> rn	DUP Vd.2S,rn	Vd.2S -> result	v7/A32/A64
uint32x4_t vmovq_n_u32(uint32_t value)	value -> rn	DUP Vd.4S,rn	Vd.4S -> result	v7/A32/A64
uint64x1_t vmov_n_u64(uint64_t value)	value -> rn	DUP Vd.1D,rn	Vd.1D -> result	v7/A32/A64
uint64x2_t vmovq_n_u64(uint64_t value)	value -> rn	DUP Vd.2D,rn	Vd.2D -> result	v7/A32/A64
float32x2_t vmov_n_f32(float32_t value)	value -> rn	DUP Vd.2S,rn	Vd.2S -> result	v7/A32/A64
float32x4_t vmovq_n_f32(float32_t value)	value -> rn	DUP Vd.4S,rn	Vd.4S -> result	v7/A32/A64
poly8x8_t vmov_n_p8(poly8_t value)	value -> rn	DUP Vd.8B,rn	Vd.8B -> result	v7/A32/A64
poly8x16_t vmovq_n_p8(poly8_t value)	value -> rn	DUP Vd.16B,rn	Vd.16B -> result	v7/A32/A64
poly16x4_t vmov_n_p16(poly16_t value)	value -> rn	DUP Vd.4H,rn	Vd.4H -> result	v7/A32/A64
poly16x8_t vmovq_n_p16(poly16_t value)	value -> rn	DUP Vd.8H,rn	Vd.8H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1_t vmov_n_f64(float64_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.1D,rn</code>	<code>Vd.1D -&gt; result</code>	A64
<code>float64x2_t vmovq_n_f64(float64_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.2D,rn</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int8x8_t vdup_lane_s8( int8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vdupq_lane_s8( int8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vdup_lane_s16( int16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vdupq_lane_s16( int16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vdup_lane_s32( int32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vdupq_lane_s32( int32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vdup_lane_s64( int64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>int64x2_t vdupq_lane_s64( int64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vdup_lane_u8( uint8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vdupq_lane_u8( uint8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vdup_lane_u16( uint16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vdupq_lane_u16( uint16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vdup_lane_u32( uint32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vdupq_lane_u32( uint32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vdup_lane_u64( uint64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vdupq_lane_u64( uint64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vdup_lane_p64( poly64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A32/A64
<code>poly64x2_t vdupq_lane_p64( poly64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>float32x2_t vdup_lane_f32( float32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vdupq_lane_f32( float32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vdup_lane_p8( poly8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vdupq_lane_p8( poly8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vdup_lane_p16( poly16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly16x8_t vdupq_lane_p16( poly16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>float64x1_t vdup_lane_f64( float64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vdupq_lane_f64( float64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>int8x8_t vdup_laneq_s8( int8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vdupq_laneq_s8( int8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x4_t vdup_laneq_s16( int16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vdupq_laneq_s16( int16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vdup_laneq_s32( int32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vdupq_laneq_s32( int32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x1_t vdup_laneq_s64( int64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>int64x2_t vdupq_laneq_s64( int64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x8_t vdup_laneq_u8( uint8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vdupq_laneq_u8( uint8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vdup_laneq_u16( uint16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vdupq_laneq_u16( uint16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vdup_laneq_u32( uint32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vdupq_laneq_u32( uint32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x1_t vdup_laneq_u64( uint64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>uint64x2_t vdupq_laneq_u64( uint64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x1_t vdup_laneq_p64( poly64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>poly64x2_t vdupq_laneq_p64( poly64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vdup_laneq_f32( float32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.2S,Vn.S[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vdupq_laneq_f32( float32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4S,Vn.S[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>poly8x8_t vdup_laneq_p8( poly8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.8B,Vn.B[lane]</code>	<code>Vd.8B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x16_t vdupq_laneq_p8( poly8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Vd.16B,Vn.B[lane]</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly16x4_t vdup_laneq_p16( poly16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>poly16x8_t vdupq_laneq_p16( poly16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float64x1_t vdup_laneq_f64( float64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vdupq_laneq_f64( float64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	<code>DUP Vd.2D,Vn.D[lane]</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.1.9.5 Combine vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x16_t vcombine_s8( int8x8_t low, int8x8_t high)</code>	<code>low -&gt; Vn.8B high -&gt; Vm.8B</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vcombine_s16( int16x4_t low, int16x4_t high)</code>	<code>low -&gt; Vn.4H high -&gt; Vm.4H</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>int32x4_t vcombine_s32( int32x2_t low, int32x2_t high)</code>	<code>low -&gt; Vn.2S high -&gt; Vm.2S</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vcombine_s64( int64x1_t low, int64x1_t high)</code>	<code>low -&gt; Vn.1D high -&gt; Vm.1D</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vcombine_u8( uint8x8_t low, uint8x8_t high)</code>	<code>low -&gt; Vn.8B high -&gt; Vm.8B</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vcombine_u16( uint16x4_t low, uint16x4_t high)</code>	<code>low -&gt; Vn.4H high -&gt; Vm.4H</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vcombine_u32( uint32x2_t low, uint32x2_t high)</code>	low -> Vn.2S high -> Vm.2S	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.4S -> result	v7/A32/A64
<code>uint64x2_t vcombine_u64( uint64x1_t low, uint64x1_t high)</code>	low -> Vn.1D high -> Vm.1D	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.2D -> result	v7/A32/A64
<code>poly64x2_t vcombine_p64( poly64x1_t low, poly64x1_t high)</code>	low -> Vn.1D high -> Vm.1D	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.2D -> result	A32/A64
<code>float16x8_t vcombine_f16( float16x4_t low, float16x4_t high)</code>	low -> Vn.4H high -> Vm.4H	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.8H -> result	v7/A32/A64
<code>float32x4_t vcombine_f32( float32x2_t low, float32x2_t high)</code>	low -> Vn.2S high -> Vm.2S	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.4S -> result	v7/A32/A64
<code>poly8x16_t vcombine_p8( poly8x8_t low, poly8x8_t high)</code>	low -> Vn.8B high -> Vm.8B	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.16B -> result	v7/A32/A64
<code>poly16x8_t vcombine_p16( poly16x4_t low, poly16x4_t high)</code>	low -> Vn.4H high -> Vm.4H	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.8H -> result	v7/A32/A64
<code>float64x2_t vcombine_f64( float64x1_t low, float64x1_t high)</code>	low -> Vn.1D high -> Vm.1D	DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]	Vd.2D -> result	A64

### 2.1.9.6 Split vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vget_high_s8(int8x16_t a)</code>	a -> Vn.16B	DUP Vd.1D,Vn.D[1]	Vd.8B -> result	v7/A32/A64
<code>int16x4_t vget_high_s16(int16x8_t a)</code>	a -> Vn.8H	DUP Vd.1D,Vn.D[1]	Vd.4H -> result	v7/A32/A64
<code>int32x2_t vget_high_s32(int32x4_t a)</code>	a -> Vn.4S	DUP Vd.1D,Vn.D[1]	Vd.2S -> result	v7/A32/A64
<code>int64x1_t vget_high_s64(int64x2_t a)</code>	a -> Vn.2D	DUP Vd.1D,Vn.D[1]	Vd.1D -> result	v7/A32/A64
<code>uint8x8_t vget_high_u8(uint8x16_t a)</code>	a -> Vn.16B	DUP Vd.1D,Vn.D[1]	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
uint16x4_t vget_high_u16(uint16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[1]	Vd.4H -> result	v7/A32/A64
uint32x2_t vget_high_u32(uint32x4_t a)	a -> Vn.4S	DUP Vd.1D,Vn.D[1]	Vd.2S -> result	v7/A32/A64
uint64x1_t vget_high_u64(uint64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[1]	Vd.1D -> result	v7/A32/A64
poly64x1_t vget_high_p64(poly64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[1]	Vd.1D -> result	A32/A64
float16x4_t vget_high_f16(float16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[1]	Vd.4H -> result	v7/A32/A64
float32x2_t vget_high_f32(float32x4_t a)	a -> Vn.4S	DUP Vd.1D,Vn.D[1]	Vd.2S -> result	v7/A32/A64
poly8x8_t vget_high_p8(poly8x16_t a)	a -> Vn.16B	DUP Vd.1D,Vn.D[1]	Vd.8B -> result	v7/A32/A64
poly16x4_t vget_high_p16(poly16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[1]	Vd.4H -> result	v7/A32/A64
float64x1_t vget_high_f64(float64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[1]	Vd.1D -> result	A64
int8x8_t vget_low_s8(int8x16_t a)	a -> Vn.16B	DUP Vd.1D,Vn.D[0]	Vd.8B -> result	v7/A32/A64
int16x4_t vget_low_s16(int16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[0]	Vd.4H -> result	v7/A32/A64
int32x2_t vget_low_s32(int32x4_t a)	a -> Vn.4S	DUP Vd.1D,Vn.D[0]	Vd.2S -> result	v7/A32/A64
int64x1_t vget_low_s64(int64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[0]	Vd.1D -> result	v7/A32/A64
uint8x8_t vget_low_u8(uint8x16_t a)	a -> Vn.16B	DUP Vd.1D,Vn.D[0]	Vd.8B -> result	v7/A32/A64
uint16x4_t vget_low_u16(uint16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[0]	Vd.4H -> result	v7/A32/A64
uint32x2_t vget_low_u32(uint32x4_t a)	a -> Vn.4S	DUP Vd.1D,Vn.D[0]	Vd.2S -> result	v7/A32/A64
uint64x1_t vget_low_u64(uint64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[0]	Vd.1D -> result	v7/A32/A64
poly64x1_t vget_low_p64(poly64x2_t a)	a -> Vn.2D	DUP Vd.1D,Vn.D[0]	Vd.1D -> result	A32/A64
float16x4_t vget_low_f16(float16x8_t a)	a -> Vn.8H	DUP Vd.1D,Vn.D[0]	Vd.4H -> result	v7/A32/A64
float32x2_t vget_low_f32(float32x4_t a)	a -> Vn.4S	DUP Vd.1D,Vn.D[0]	Vd.2S -> result	v7/A32/A64
poly8x8_t vget_low_p8(poly8x16_t a)	a -> Vn.16B	DUP Vd.1D,Vn.D[0]	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly16x4_t vget_low_p16(poly16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>DUP Vd.1D,Vn.D[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float64x1_t vget_low_f64(float64x2_t a)</code>	<code>a -&gt; Vn.2D</code>	<code>DUP Vd.1D,Vn.D[0]</code>	<code>Vd.1D -&gt; result</code>	A64

### 2.1.9.7 Extract one element from vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8_t vdupb_lane_s8( int8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Bd,Vn.B[lane]</code>	<code>Bd -&gt; result</code>	A64
<code>int16_t vduph_lane_s16( int16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vdups_lane_s32( int32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Sd,Vn.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>int64_t vdupd_lane_s64( int64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vdupb_lane_u8( uint8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	<code>DUP Bd,Vn.B[lane]</code>	<code>Bd -&gt; result</code>	A64
<code>uint16_t vduph_lane_u16( uint16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vdups_lane_u32( uint32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Sd,Vn.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>uint64_t vdupd_lane_u64( uint64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>float32_t vdups_lane_f32( float32x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2S 0 &lt;= lane &lt;= 1</code>	<code>DUP Sd,Vn.S[lane]</code>	<code>Sd -&gt; result</code>	A64
<code>float64_t vdupd_lane_f64( float64x1_t vec, const int lane)</code>	<code>vec -&gt; Vn.1D 0 &lt;= lane &lt;= 0</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8_t vdupb_lane_p8( poly8x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8B 0 &lt;= lane &lt;= 7</code>	DUP Bd,Vn.B[lane]	Bd -> result	A64
<code>poly16_t vduph_lane_p16( poly16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	DUP Hd,Vn.H[lane]	Hd -> result	A64
<code>int8_t vdupb_laneq_s8( int8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	DUP Bd,Vn.B[lane]	Bd -> result	A64
<code>int16_t vduph_laneq_s16( int16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	DUP Hd,Vn.H[lane]	Hd -> result	A64
<code>int32_t vdups_laneq_s32( int32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	DUP Sd,Vn.S[lane]	Sd -> result	A64
<code>int64_t vdupd_laneq_s64( int64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	DUP Dd,Vn.D[lane]	Dd -> result	A64
<code>uint8_t vdupb_laneq_u8( uint8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	DUP Bd,Vn.B[lane]	Bd -> result	A64
<code>uint16_t vduph_laneq_u16( uint16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	DUP Hd,Vn.H[lane]	Hd -> result	A64
<code>uint32_t vdups_laneq_u32( uint32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	DUP Sd,Vn.S[lane]	Sd -> result	A64
<code>uint64_t vdupd_laneq_u64( uint64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	DUP Dd,Vn.D[lane]	Dd -> result	A64
<code>float32_t vdups_laneq_f32( float32x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4S 0 &lt;= lane &lt;= 3</code>	DUP Sd,Vn.S[lane]	Sd -> result	A64
<code>float64_t vdupd_laneq_f64( float64x2_t vec, const int lane)</code>	<code>vec -&gt; Vn.2D 0 &lt;= lane &lt;= 1</code>	DUP Dd,Vn.D[lane]	Dd -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8_t vdupb_laneq_p8( poly8x16_t vec, const int lane)</code>	<code>vec -&gt; Vn.16B 0 &lt;= lane &lt;= 15</code>	<code>DUP Bd,Vn.B[lane]</code>	<code>Bd -&gt; result</code>	A64
<code>poly16_t vduph_laneq_p16( poly16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>uint8_t vget_lane_u8( uint8x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8B</code>	<code>UMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint16_t vget_lane_u16( uint16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4H</code>	<code>UMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint32_t vget_lane_u32( uint32x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2S</code>	<code>UMOV Rd,Vn.S[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint64_t vget_lane_u64( uint64x1_t v, const int lane)</code>	<code>lane==0 v -&gt; Vn.1D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>poly64_t vget_lane_p64( poly64x1_t v, const int lane)</code>	<code>lane==0 v -&gt; Vn.1D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	A32/A64
<code>int8_t vget_lane_s8( int8x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8B</code>	<code>SMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int16_t vget_lane_s16( int16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4H</code>	<code>SMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int32_t vget_lane_s32( int32x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2S</code>	<code>SMOV Rd,Vn.S[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int64_t vget_lane_s64( int64x1_t v, const int lane)</code>	<code>lane==0 v -&gt; Vn.1D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>poly8_t vget_lane_p8( poly8x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8B</code>	<code>UMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly16_t vget_lane_p16( poly16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4H</code>	<code>UMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>float32_t vget_lane_f32( float32x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2S</code>	<code>DUP Sd,Vn.S[lane]</code>	<code>Sd -&gt; result</code>	v7/A32/A64
<code>float64_t vget_lane_f64( float64x1_t v, const int lane)</code>	<code>lane==0 v -&gt; Vn.1D</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64
<code>uint8_t vgetq_lane_u8( uint8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 v -&gt; Vn.16B</code>	<code>UMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint16_t vgetq_lane_u16( uint16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8H</code>	<code>UMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint32_t vgetq_lane_u32( uint32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4S</code>	<code>UMOV Rd,Vn.S[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>uint64_t vgetq_lane_u64( uint64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>poly64_t vgetq_lane_p64( poly64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	A32/A64
<code>int8_t vgetq_lane_s8( int8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 v -&gt; Vn.16B</code>	<code>SMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int16_t vgetq_lane_s16( int16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8H</code>	<code>SMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int32_t vgetq_lane_s32( int32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4S</code>	<code>SMOV Rd,Vn.S[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>int64_t vgetq_lane_s64( int64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2D</code>	<code>UMOV Rd,Vn.D[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8_t vgetq_lane_p8( poly8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 v -&gt; Vn.16B</code>	<code>UMOV Rd,Vn.B[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>poly16_t vgetq_lane_p16( poly16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8H</code>	<code>UMOV Rd,Vn.H[lane]</code>	<code>Rd -&gt; result</code>	v7/A32/A64
<code>float16_t vget_lane_f16( float16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4H</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	v7/A32/A64
<code>float16_t vgetq_lane_f16( float16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8H</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	v7/A32/A64
<code>float32_t vgetq_lane_f32( float32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4S</code>	<code>DUP Sd,Vn.S[lane]</code>	<code>Sd -&gt; result</code>	v7/A32/A64
<code>float64_t vgetq_lane_f64( float64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 v -&gt; Vn.2D</code>	<code>DUP Dd,Vn.D[lane]</code>	<code>Dd -&gt; result</code>	A64

### 2.1.9.8 Extract vector from a pair of vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vext_s8( int8x8_t a, int8x8_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vextq_s8( int8x16_t a, int8x16_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 15</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vext_s16( int16x4_t a, int16x4_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;1)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vextq_s16( int16x8_t a, int16x8_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;1)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vext_s32( int32x2_t a, int32x2_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;2)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int32x4_t vextq_s32( int32x4_t a, int32x4_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;2)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int64x1_t vext_s64( int64x1_t a, int64x1_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B n == 0</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;3)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int64x2_t vextq_s64( int64x2_t a, int64x2_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;3)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vext_u8( uint8x8_t a, uint8x8_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vextq_u8( uint8x16_t a, uint8x16_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 15</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vext_u16( uint16x4_t a, uint16x4_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;1)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vextq_u16( uint16x8_t a, uint16x8_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;1)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vext_u32( uint32x2_t a, uint32x2_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;2)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vextq_u32( uint32x4_t a, uint32x4_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;2)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1_t vext_u64( uint64x1_t a, uint64x1_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B n == 0</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;3)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vextq_u64( uint64x2_t a, uint64x2_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;3)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vext_p64( poly64x1_t a, poly64x1_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B n == 0</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;3)</code>	<code>Vd.8B -&gt; result</code>	A32/A64
<code>poly64x2_t vextq_p64( poly64x2_t a, poly64x2_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;3)</code>	<code>Vd.16B -&gt; result</code>	A32/A64
<code>float32x2_t vext_f32( float32x2_t a, float32x2_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;2)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>float32x4_t vextq_f32( float32x4_t a, float32x4_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;2)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>float64x1_t vext_f64( float64x1_t a, float64x1_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B n == 0</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;3)</code>	<code>Vd.8B -&gt; result</code>	A64
<code>float64x2_t vextq_f64( float64x2_t a, float64x2_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 1</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;3)</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vext_p8( poly8x8_t a, poly8x8_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#n</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vextq_p8( poly8x16_t a, poly8x16_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 15</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#n</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly16x4_t vext_p16( poly16x4_t a, poly16x4_t b, const int n)	a -> Vn.8B b -> Vm.8B 0 <= n <= 3	EXT Vd.8B,Vn.8B,Vm.8B,#(n<<1)	Vd.8B -> result	v7/A32/A64
poly16x8_t vextq_p16( poly16x8_t a, poly16x8_t b, const int n)	a -> Vn.16B b -> Vm.16B 0 <= n <= 7	EXT Vd.16B,Vn.16B,Vm.16B,#(n<<1)	Vd.16B -> result	v7/A32/A64

### 2.1.9.9 Reverse elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vrev64_s8(int8x8_t vec)	vec -> Vn.8B	REV64 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
int8x16_t vrev64q_s8(int8x16_t vec)	vec -> Vn.16B	REV64 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
int16x4_t vrev64_s16(int16x4_t vec)	vec -> Vn.4H	REV64 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
int16x8_t vrev64q_s16(int16x8_t vec)	vec -> Vn.8H	REV64 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
int32x2_t vrev64_s32(int32x2_t vec)	vec -> Vn.2S	REV64 Vd.2S,Vn.2S	Vd.2S -> result	v7/A32/A64
int32x4_t vrev64q_s32(int32x4_t vec)	vec -> Vn.4S	REV64 Vd.4S,Vn.4S	Vd.4S -> result	v7/A32/A64
uint8x8_t vrev64_u8(uint8x8_t vec)	vec -> Vn.8B	REV64 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
uint8x16_t vrev64q_u8(uint8x16_t vec)	vec -> Vn.16B	REV64 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
uint16x4_t vrev64_u16(uint16x4_t vec)	vec -> Vn.4H	REV64 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
uint16x8_t vrev64q_u16(uint16x8_t vec)	vec -> Vn.8H	REV64 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
uint32x2_t vrev64_u32(uint32x2_t vec)	vec -> Vn.2S	REV64 Vd.2S,Vn.2S	Vd.2S -> result	v7/A32/A64
uint32x4_t vrev64q_u32(uint32x4_t vec)	vec -> Vn.4S	REV64 Vd.4S,Vn.4S	Vd.4S -> result	v7/A32/A64
float32x2_t vrev64_f32(float32x2_t vec)	vec -> Vn.2S	REV64 Vd.2S,Vn.2S	Vd.2S -> result	v7/A32/A64
float32x4_t vrev64q_f32(float32x4_t vec)	vec -> Vn.4S	REV64 Vd.4S,Vn.4S	Vd.4S -> result	v7/A32/A64
poly8x8_t vrev64_p8(poly8x8_t vec)	vec -> Vn.8B	REV64 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x16_t vrev64q_p8(poly8x16_t vec)	vec -> Vn.16B	REV64 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
poly16x4_t vrev64_p16(poly16x4_t vec)	vec -> Vn.4H	REV64 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
poly16x8_t vrev64q_p16(poly16x8_t vec)	vec -> Vn.8H	REV64 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
int8x8_t vrev32_s8(int8x8_t vec)	vec -> Vn.8B	REV32 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
int8x16_t vrev32q_s8(int8x16_t vec)	vec -> Vn.16B	REV32 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
int16x4_t vrev32_s16(int16x4_t vec)	vec -> Vn.4H	REV32 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
int16x8_t vrev32q_s16(int16x8_t vec)	vec -> Vn.8H	REV32 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
uint8x8_t vrev32_u8(uint8x8_t vec)	vec -> Vn.8B	REV32 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
uint8x16_t vrev32q_u8(uint8x16_t vec)	vec -> Vn.16B	REV32 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
uint16x4_t vrev32_u16(uint16x4_t vec)	vec -> Vn.4H	REV32 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
uint16x8_t vrev32q_u16(uint16x8_t vec)	vec -> Vn.8H	REV32 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
poly8x8_t vrev32_p8(poly8x8_t vec)	vec -> Vn.8B	REV32 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
poly8x16_t vrev32q_p8(poly8x16_t vec)	vec -> Vn.16B	REV32 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
poly16x4_t vrev32_p16(poly16x4_t vec)	vec -> Vn.4H	REV32 Vd.4H,Vn.4H	Vd.4H -> result	v7/A32/A64
poly16x8_t vrev32q_p16(poly16x8_t vec)	vec -> Vn.8H	REV32 Vd.8H,Vn.8H	Vd.8H -> result	v7/A32/A64
int8x8_t vrev16_s8(int8x8_t vec)	vec -> Vn.8B	REV16 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
int8x16_t vrev16q_s8(int8x16_t vec)	vec -> Vn.16B	REV16 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
uint8x8_t vrev16_u8(uint8x8_t vec)	vec -> Vn.8B	REV16 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
uint8x16_t vrev16q_u8(uint8x16_t vec)	vec -> Vn.16B	REV16 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64
poly8x8_t vrev16_p8(poly8x8_t vec)	vec -> Vn.8B	REV16 Vd.8B,Vn.8B	Vd.8B -> result	v7/A32/A64
poly8x16_t vrev16q_p8(poly8x16_t vec)	vec -> Vn.16B	REV16 Vd.16B,Vn.16B	Vd.16B -> result	v7/A32/A64

### 2.1.9.10 Zip elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vzip1_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ZIP1 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vzip1q_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ZIP1 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x4_t vzip1_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ZIP1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vzip1q_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ZIP1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vzip1_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ZIP1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vzip1q_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ZIP1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vzip1q_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x8_t vzip1_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ZIP1 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vzip1q_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ZIP1 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vzip1_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ZIP1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vzip1q_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ZIP1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vzip1_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ZIP1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vzip1q_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ZIP1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vzip1q_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vzip1q_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vzip1_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ZIP1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vzip1q_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ZIP1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vzip1q_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly8x8_t vzip1_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ZIP1 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vzip1q_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ZIP1 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly16x4_t vzip1_p16( poly16x4_t a, poly16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ZIP1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>poly16x8_t vzip1q_p16( poly16x8_t a, poly16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ZIP1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int8x8_t vzip2_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ZIP2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vzip2q_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ZIP2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vzip2_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ZIP2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vzip2q_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ZIP2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vzip2_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ZIP2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vzip2q_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ZIP2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vzip2q_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x8_t vzip2_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>ZIP2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vzip2q_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>ZIP2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vzip2_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>ZIP2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vzip2q_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>ZIP2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vzip2_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>ZIP2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vzip2q_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>ZIP2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vzip2q_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>ZIP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly64x2_t vzip2q_p64( poly64x2_t a, poly64x2_t b)	a -> Vn.2D b -> Vm.2D	ZIP2 Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A64
float32x2_t vzip2_f32( float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	ZIP2 Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	A64
float32x4_t vzip2q_f32( float32x4_t a, float32x4_t b)	a -> Vn.4S b -> Vm.4S	ZIP2 Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	A64
float64x2_t vzip2q_f64( float64x2_t a, float64x2_t b)	a -> Vn.2D b -> Vm.2D	ZIP2 Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A64
poly8x8_t vzip2_p8( poly8x8_t a, poly8x8_t b)	a -> Vn.8B b -> Vm.8B	ZIP2 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64
poly8x16_t vzip2q_p8( poly8x16_t a, poly8x16_t b)	a -> Vn.16B b -> Vm.16B	ZIP2 Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	A64
poly16x4_t vzip2_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP2 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
poly16x8_t vzip2q_p16( poly16x8_t a, poly16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP2 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
int8x8x2_t vzip_s8( int8x8_t a, int8x8_t b)	a -> Vn.8B b -> Vm.8B	ZIP1 Vd1.8B,Vn.8B,Vm.8B ZIP2 Vd2.8B,Vn.8B,Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
int16x4x2_t vzip_s16( int16x4_t a, int16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP1 Vd1.4H,Vn.4H,Vm.4H ZIP2 Vd2.4H,Vn.4H,Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
uint8x8x2_t vzip_u8( uint8x8_t a, uint8x8_t b)	a -> Vn.8B b -> Vm.8B	ZIP1 Vd1.8B,Vn.8B,Vm.8B ZIP2 Vd2.8B,Vn.8B,Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
uint16x4x2_t vzip_u16( uint16x4_t a, uint16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP1 Vd1.4H,Vn.4H,Vm.4H ZIP2 Vd2.4H,Vn.4H,Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x8x2_t vzip_p8( poly8x8_t a, poly8x8_t b)	a -> Vn.8B b -> Vm.8B	ZIP1 Vd1.8B,Vn.8B,Vm.8B ZIP2 Vd2.8B,Vn.8B,Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
poly16x4x2_t vzip_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP1 Vd1.4H,Vn.4H,Vm.4H ZIP2 Vd2.4H,Vn.4H,Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
int32x2x2_t vzip_s32( int32x2_t a, int32x2_t b)	a -> Vn.2S b -> Vm.2S	ZIP1 Vd1.2S,Vn.2S,Vm.2S ZIP2 Vd2.2S,Vn.2S,Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
float32x2x2_t vzip_f32( float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	ZIP1 Vd1.2S,Vn.2S,Vm.2S ZIP2 Vd2.2S,Vn.2S,Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
uint32x2x2_t vzip_u32( uint32x2_t a, uint32x2_t b)	a -> Vn.2S b -> Vm.2S	ZIP1 Vd1.2S,Vn.2S,Vm.2S ZIP2 Vd2.2S,Vn.2S,Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
int8x16x2_t vzipq_s8( int8x16_t a, int8x16_t b)	a -> Vn.16B b -> Vm.16B	ZIP1 Vd1.16B,Vn.16B,Vm.16B ZIP2 Vd2.16B,Vn.16B,Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64
int16x8x2_t vzipq_s16( int16x8_t a, int16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP1 Vd1.8H,Vn.8H,Vm.8H ZIP2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64
int32x4x2_t vzipq_s32( int32x4_t a, int32x4_t b)	a -> Vn.4S b -> Vm.4S	ZIP1 Vd1.4S,Vn.4S,Vm.4S ZIP2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64
float32x4x2_t vzipq_f32( float32x4_t a, float32x4_t b)	a -> Vn.4S b -> Vm.4S	ZIP1 Vd1.4S,Vn.4S,Vm.4S ZIP2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64
uint8x16x2_t vzipq_u8( uint8x16_t a, uint8x16_t b)	a -> Vn.16B b -> Vm.16B	ZIP1 Vd1.16B,Vn.16B,Vm.16B ZIP2 Vd2.16B,Vn.16B,Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64
uint16x8x2_t vzipq_u16( uint16x8_t a, uint16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP1 Vd1.8H,Vn.8H,Vm.8H ZIP2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64
uint32x4x2_t vzipq_u32( uint32x4_t a, uint32x4_t b)	a -> Vn.4S b -> Vm.4S	ZIP1 Vd1.4S,Vn.4S,Vm.4S ZIP2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x16x2_t vzipq_p8( poly8x16_t a, poly8x16_t b)	a -> Vn.16B b -> Vm.16B	ZIP1 Vd1.16B,Vn.16B,Vm.16B ZIP2 Vd2.16B,Vn.16B,Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64
poly16x8x2_t vzipq_p16( poly16x8_t a, poly16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP1 Vd1.8H,Vn.8H,Vm.8H ZIP2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64

### 2.1.9.11 Unzip elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
int8x8_t vuzpl_s8( int8x8_t a, int8x8_t b)	a -> Vn.8B b -> Vm.8B	UZP1 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64
int8x16_t vuzplq_s8( int8x16_t a, int8x16_t b)	a -> Vn.16B b -> Vm.16B	UZP1 Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	A64
int16x4_t vuzpl_s16( int16x4_t a, int16x4_t b)	a -> Vn.4H b -> Vm.4H	UZP1 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
int16x8_t vuzplq_s16( int16x8_t a, int16x8_t b)	a -> Vn.8H b -> Vm.8H	UZP1 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
int32x2_t vuzpl_s32( int32x2_t a, int32x2_t b)	a -> Vn.2S b -> Vm.2S	UZP1 Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	A64
int32x4_t vuzplq_s32( int32x4_t a, int32x4_t b)	a -> Vn.4S b -> Vm.4S	UZP1 Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	A64
int64x2_t vuzplq_s64( int64x2_t a, int64x2_t b)	a -> Vn.2D b -> Vm.2D	UZP1 Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A64
uint8x8_t vuzpl_u8( uint8x8_t a, uint8x8_t b)	a -> Vn.8B b -> Vm.8B	UZP1 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64
uint8x16_t vuzplq_u8( uint8x16_t a, uint8x16_t b)	a -> Vn.16B b -> Vm.16B	UZP1 Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vuzpl_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vuzplq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vuzpl_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vuzplq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vuzplq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vuzplq_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vuzpl_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vuzplq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vuzplq_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly8x8_t vuzpl_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP1 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vuzplq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP1 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly16x4_t vuzpl_p16( poly16x4_t a, poly16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly16x8_t vuzp1q_p16( poly16x8_t a, poly16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int8x8_t vuzp2_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vuzp2q_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x4_t vuzp2_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vuzp2q_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vuzp2_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vuzp2q_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int64x2_t vuzp2q_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x8_t vuzp2_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vuzp2q_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vuzp2_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vuzp2q_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vuzp2_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vuzp2q_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vuzp2q_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vuzp2q_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vuzp2_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vuzp2q_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vuzp2q_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>UZP2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly8x8_t vuzp2_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vuzp2q_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly16x4_t vuzp2_p16( poly16x4_t a, poly16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>poly16x8_t vuzp2q_p16( poly16x8_t a, poly16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int8x8x2_t vuzp_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP1 Vd1.8B,Vn.8B,Vm.8B UZP2 Vd2.8B,Vn.8B,Vm.8B</code>	<code>Vd1.8B -&gt; result.val[0] Vd2.8B -&gt; result.val[1]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4x2_t vuzp_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd1.4H,Vn.4H,Vm.4H UZP2 Vd2.4H,Vn.4H,Vm.4H</code>	<code>Vd1.4H -&gt; result.val[0] Vd2.4H -&gt; result.val[1]</code>	v7/A32/A64
<code>int32x2x2_t vuzp_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP1 Vd1.2S,Vn.2S,Vm.2S UZP2 Vd2.2S,Vn.2S,Vm.2S</code>	<code>Vd1.2S -&gt; result.val[0] Vd2.2S -&gt; result.val[1]</code>	v7/A32/A64
<code>float32x2x2_t vuzp_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP1 Vd1.2S,Vn.2S,Vm.2S UZP2 Vd2.2S,Vn.2S,Vm.2S</code>	<code>Vd1.2S -&gt; result.val[0] Vd2.2S -&gt; result.val[1]</code>	v7/A32/A64
<code>uint8x8x2_t vuzp_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP1 Vd1.8B,Vn.8B,Vm.8B UZP2 Vd2.8B,Vn.8B,Vm.8B</code>	<code>Vd1.8B -&gt; result.val[0] Vd2.8B -&gt; result.val[1]</code>	v7/A32/A64
<code>uint16x4x2_t vuzp_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd1.4H,Vn.4H,Vm.4H UZP2 Vd2.4H,Vn.4H,Vm.4H</code>	<code>Vd1.4H -&gt; result.val[0] Vd2.4H -&gt; result.val[1]</code>	v7/A32/A64
<code>uint32x2x2_t vuzp_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>UZP1 Vd1.2S,Vn.2S,Vm.2S UZP2 Vd2.2S,Vn.2S,Vm.2S</code>	<code>Vd1.2S -&gt; result.val[0] Vd2.2S -&gt; result.val[1]</code>	v7/A32/A64
<code>poly8x8x2_t vuzp_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UZP1 Vd1.8B,Vn.8B,Vm.8B UZP2 Vd2.8B,Vn.8B,Vm.8B</code>	<code>Vd1.8B -&gt; result.val[0] Vd2.8B -&gt; result.val[1]</code>	v7/A32/A64
<code>poly16x4x2_t vuzp_p16( poly16x4_t a, poly16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd1.4H,Vn.4H,Vm.4H UZP2 Vd2.4H,Vn.4H,Vm.4H</code>	<code>Vd1.4H -&gt; result.val[0] Vd2.4H -&gt; result.val[1]</code>	v7/A32/A64
<code>int8x16x2_t vuzpq_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP1 Vd1.16B,Vn.16B,Vm.16B UZP2 Vd2.16B,Vn.16B,Vm.16B</code>	<code>Vd1.16B -&gt; result.val[0] Vd2.16B -&gt; result.val[1]</code>	v7/A32/A64
<code>int16x8x2_t vuzpq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd1.8H,Vn.8H,Vm.8H UZP2 Vd2.8H,Vn.8H,Vm.8H</code>	<code>Vd1.8H -&gt; result.val[0] Vd2.8H -&gt; result.val[1]</code>	v7/A32/A64
<code>int32x4x2_t vuzpq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP1 Vd1.4S,Vn.4S,Vm.4S UZP2 Vd2.4S,Vn.4S,Vm.4S</code>	<code>Vd1.4S -&gt; result.val[0] Vd2.4S -&gt; result.val[1]</code>	v7/A32/A64
<code>float32x4x2_t vuzpq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP1 Vd1.4S,Vn.4S,Vm.4S UZP2 Vd2.4S,Vn.4S,Vm.4S</code>	<code>Vd1.4S -&gt; result.val[0] Vd2.4S -&gt; result.val[1]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16x2_t vuzpq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP1 Vd1.16B, Vn.16B, Vm.16B UZP2 Vd2.16B, Vn.16B, Vm.16B</code>	<code>Vd1.16B -&gt; result.val[0] Vd2.16B -&gt; result.val[1]</code>	v7/A32/A64
<code>uint16x8x2_t vuzpq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd1.8H, Vn.8H, Vm.8H UZP2 Vd2.8H, Vn.8H, Vm.8H</code>	<code>Vd1.8H -&gt; result.val[0] Vd2.8H -&gt; result.val[1]</code>	v7/A32/A64
<code>uint32x4x2_t vuzpq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>UZP1 Vd1.4S, Vn.4S, Vm.4S UZP2 Vd2.4S, Vn.4S, Vm.4S</code>	<code>Vd1.4S -&gt; result.val[0] Vd2.4S -&gt; result.val[1]</code>	v7/A32/A64
<code>poly8x16x2_t vuzpq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UZP1 Vd1.16B, Vn.16B, Vm.16B UZP2 Vd2.16B, Vn.16B, Vm.16B</code>	<code>Vd1.16B -&gt; result.val[0] Vd2.16B -&gt; result.val[1]</code>	v7/A32/A64
<code>poly16x8x2_t vuzpq_p16( poly16x8_t a, poly16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd1.8H, Vn.8H, Vm.8H UZP2 Vd2.8H, Vn.8H, Vm.8H</code>	<code>Vd1.8H -&gt; result.val[0] Vd2.8H -&gt; result.val[1]</code>	v7/A32/A64

### 2.1.9.12 Transpose elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vtrn1_s8( int8x8_t a, int8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>TRN1 Vd.8B, Vn.8B, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vtrn1q_s8( int8x16_t a, int8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>TRN1 Vd.16B, Vn.16B, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x4_t vtrn1_s16( int16x4_t a, int16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN1 Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>int16x8_t vtrn1q_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN1 Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>int32x2_t vtrn1_s32( int32x2_t a, int32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>TRN1 Vd.2S, Vn.2S, Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vtrn1q_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>TRN1 Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2_t vtrn1q_s64( int64x2_t a, int64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>uint8x8_t vtrn1_u8( uint8x8_t a, uint8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>TRN1 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vtrn1q_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>TRN1 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vtrn1_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN1 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vtrn1q_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN1 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vtrn1_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>TRN1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vtrn1q_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>TRN1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vtrn1q_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vtrn1q_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vtrn1_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>TRN1 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vtrn1q_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>TRN1 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vtrn1q_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN1 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x8_t vtrn1_p8( poly8x8_t a, poly8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN1 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64
poly8x16_t vtrn1q_p8( poly8x16_t a, poly8x16_t b)	a -> Vn.16B b -> Vm.16B	TRN1 Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	A64
poly16x4_t vtrn1_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN1 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
poly16x8_t vtrn1q_p16( poly16x8_t a, poly16x8_t b)	a -> Vn.8H b -> Vm.8H	TRN1 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
int8x8_t vtrn2_s8( int8x8_t a, int8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN2 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64
int8x16_t vtrn2q_s8( int8x16_t a, int8x16_t b)	a -> Vn.16B b -> Vm.16B	TRN2 Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	A64
int16x4_t vtrn2_s16( int16x4_t a, int16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN2 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
int16x8_t vtrn2q_s16( int16x8_t a, int16x8_t b)	a -> Vn.8H b -> Vm.8H	TRN2 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
int32x2_t vtrn2_s32( int32x2_t a, int32x2_t b)	a -> Vn.2S b -> Vm.2S	TRN2 Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	A64
int32x4_t vtrn2q_s32( int32x4_t a, int32x4_t b)	a -> Vn.4S b -> Vm.4S	TRN2 Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	A64
int64x2_t vtrn2q_s64( int64x2_t a, int64x2_t b)	a -> Vn.2D b -> Vm.2D	TRN2 Vd.2D,Vn.2D,Vm.2D	Vd.2D -> result	A64
uint8x8_t vtrn2_u8( uint8x8_t a, uint8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN2 Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vtrn2q_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>TRN2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x4_t vtrn2_u16( uint16x4_t a, uint16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN2 Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>uint16x8_t vtrn2q_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN2 Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>uint32x2_t vtrn2_u32( uint32x2_t a, uint32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>TRN2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>uint32x4_t vtrn2q_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>TRN2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint64x2_t vtrn2q_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vtrn2q_p64( poly64x2_t a, poly64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>float32x2_t vtrn2_f32( float32x2_t a, float32x2_t b)</code>	<code>a -&gt; Vn.2S b -&gt; Vm.2S</code>	<code>TRN2 Vd.2S,Vn.2S,Vm.2S</code>	<code>Vd.2S -&gt; result</code>	A64
<code>float32x4_t vtrn2q_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>TRN2 Vd.4S,Vn.4S,Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>float64x2_t vtrn2q_f64( float64x2_t a, float64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>TRN2 Vd.2D,Vn.2D,Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64
<code>poly8x8_t vtrn2_p8( poly8x8_t a, poly8x8_t b)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>TRN2 Vd.8B,Vn.8B,Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vtrn2q_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>TRN2 Vd.16B,Vn.16B,Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly16x4_t vtrn2_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN2 Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A64
poly16x8_t vtrn2q_p16( poly16x8_t a, poly16x8_t b)	a -> Vn.8H b -> Vm.8H	TRN2 Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A64
int8x8x2_t vtrn_s8( int8x8_t a, int8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN1 Vd1.8B, Vn.8B, Vm.8B TRN2 Vd2.8B, Vn.8B, Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
int16x4x2_t vtrn_s16( int16x4_t a, int16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN1 Vd1.4H, Vn.4H, Vm.4H TRN2 Vd2.4H, Vn.4H, Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
uint8x8x2_t vtrn_u8( uint8x8_t a, uint8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN1 Vd1.8B, Vn.8B, Vm.8B TRN2 Vd2.8B, Vn.8B, Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
uint16x4x2_t vtrn_u16( uint16x4_t a, uint16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN1 Vd1.4H, Vn.4H, Vm.4H TRN2 Vd2.4H, Vn.4H, Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
poly8x8x2_t vtrn_p8( poly8x8_t a, poly8x8_t b)	a -> Vn.8B b -> Vm.8B	TRN1 Vd1.8B, Vn.8B, Vm.8B TRN2 Vd2.8B, Vn.8B, Vm.8B	Vd1.8B -> result.val[0] Vd2.8B -> result.val[1]	v7/A32/A64
poly16x4x2_t vtrn_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.4H b -> Vm.4H	TRN1 Vd1.4H, Vn.4H, Vm.4H TRN2 Vd2.4H, Vn.4H, Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
int32x2x2_t vtrn_s32( int32x2_t a, int32x2_t b)	a -> Vn.2S b -> Vm.2S	TRN1 Vd1.2S, Vn.2S, Vm.2S TRN2 Vd2.2S, Vn.2S, Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
float32x2x2_t vtrn_f32( float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	TRN1 Vd1.2S, Vn.2S, Vm.2S TRN2 Vd2.2S, Vn.2S, Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
uint32x2x2_t vtrn_u32( uint32x2_t a, uint32x2_t b)	a -> Vn.2S b -> Vm.2S	TRN1 Vd1.2S, Vn.2S, Vm.2S TRN2 Vd2.2S, Vn.2S, Vm.2S	Vd1.2S -> result.val[0] Vd2.2S -> result.val[1]	v7/A32/A64
int8x16x2_t vtrnq_s8( int8x16_t a, int8x16_t b)	a -> Vn.16B b -> Vm.16B	TRN1 Vd1.16B, Vn.16B, Vm.16B TRN2 Vd2.16B, Vn.16B, Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x8x2_t vtrnq_s16( int16x8_t a, int16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	TRN1 Vd1.8H,Vn.8H,Vm.8H TRN2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64
<code>int32x4x2_t vtrnq_s32( int32x4_t a, int32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	TRN1 Vd1.4S,Vn.4S,Vm.4S TRN2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64
<code>float32x4x2_t vtrnq_f32( float32x4_t a, float32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	TRN1 Vd1.4S,Vn.4S,Vm.4S TRN2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64
<code>uint8x16x2_t vtrnq_u8( uint8x16_t a, uint8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	TRN1 Vd1.16B,Vn.16B,Vm.16B TRN2 Vd2.16B,Vn.16B,Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64
<code>uint16x8x2_t vtrnq_u16( uint16x8_t a, uint16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	TRN1 Vd1.8H,Vn.8H,Vm.8H TRN2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64
<code>uint32x4x2_t vtrnq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	TRN1 Vd1.4S,Vn.4S,Vm.4S TRN2 Vd2.4S,Vn.4S,Vm.4S	Vd1.4S -> result.val[0] Vd2.4S -> result.val[1]	v7/A32/A64
<code>poly8x16x2_t vtrnq_p8( poly8x16_t a, poly8x16_t b)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B</code>	TRN1 Vd1.16B,Vn.16B,Vm.16B TRN2 Vd2.16B,Vn.16B,Vm.16B	Vd1.16B -> result.val[0] Vd2.16B -> result.val[1]	v7/A32/A64
<code>poly16x8x2_t vtrnq_p16( poly16x8_t a, poly16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	TRN1 Vd1.8H,Vn.8H,Vm.8H TRN2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64

### 2.1.9.13 Set vector lane

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vset_lane_u8( uint8_t a, uint8x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8B</code>	MOV Vd.B[lane],Rn	Vd.8B -> result	v7/A32/A64
<code>uint16x4_t vset_lane_u16( uint16_t a, uint16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4H</code>	MOV Vd.H[lane],Rn	Vd.4H -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vset_lane_u32(   uint32_t a,   uint32x2_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vset_lane_u64(   uint64_t a,   uint64x1_t v,   const int lane)</code>	<code>lane==0 a -&gt; Rn v -&gt; Vd.1D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vset_lane_p64(   poly64_t a,   poly64x1_t v,   const int lane)</code>	<code>lane==0 a -&gt; Rn v -&gt; Vd.1D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.1D -&gt; result</code>	A32/A64
<code>int8x8_t vset_lane_s8(   int8_t a,   int8x8_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8B</code>	<code>MOV Vd.B[lane],Rn</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vset_lane_s16(   int16_t a,   int16x4_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4H</code>	<code>MOV Vd.H[lane],Rn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vset_lane_s32(   int32_t a,   int32x2_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vset_lane_s64(   int64_t a,   int64x1_t v,   const int lane)</code>	<code>lane==0 a -&gt; Rn v -&gt; Vd.1D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.1D -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vset_lane_p8(   poly8_t a,   poly8x8_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8B</code>	<code>MOV Vd.B[lane],Rn</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vset_lane_p16(   poly16_t a,   poly16x4_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4H</code>	<code>MOV Vd.H[lane],Rn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x4_t vset_lane_f16(   float16_t a,   float16x4_t v,   const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; VnH v -&gt; Vd.4H</code>	<code>MOV Vd.H[lane],Vn.H[0]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vsetq_lane_f16( float16_t a, float16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; VnH v -&gt; Vd.8H</code>	<code>MOV Vd.H[lane],Vn.H[0]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>float32x2_t vset_lane_f32( float32_t a, float32x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.2S -&gt; result</code>	v7/A32/A64
<code>float64x1_t vset_lane_f64( float64_t a, float64x1_t v, const int lane)</code>	<code>lane==0 a -&gt; Rn v -&gt; Vd.1D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.1D -&gt; result</code>	A64
<code>uint8x16_t vsetq_lane_u8( uint8_t a, uint8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 a -&gt; Rn v -&gt; Vd.16B</code>	<code>MOV Vd.B[lane],Rn</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vsetq_lane_u16( uint16_t a, uint16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8H</code>	<code>MOV Vd.H[lane],Rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vsetq_lane_u32( uint32_t a, uint32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vsetq_lane_u64( uint64_t a, uint64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>poly64x2_t vsetq_lane_p64( poly64_t a, poly64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.2D -&gt; result</code>	A32/A64
<code>int8x16_t vsetq_lane_s8( int8_t a, int8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 a -&gt; Rn v -&gt; Vd.16B</code>	<code>MOV Vd.B[lane],Rn</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>int16x8_t vsetq_lane_s16( int16_t a, int16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8H</code>	<code>MOV Vd.H[lane],Rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vsetq_lane_s32( int32_t a, int32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>int64x2_t vsetq_lane_s64( int64_t a, int64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.2D -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vsetq_lane_p8( poly8_t a, poly8x16_t v, const int lane)</code>	<code>0&lt;=lane&lt;=15 a -&gt; Rn v -&gt; Vd.16B</code>	<code>MOV Vd.B[lane],Rn</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vsetq_lane_p16( poly16_t a, poly16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; Rn v -&gt; Vd.8H</code>	<code>MOV Vd.H[lane],Rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>float32x4_t vsetq_lane_f32( float32_t a, float32x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; Rn v -&gt; Vd.4S</code>	<code>MOV Vd.S[lane],Rn</code>	<code>Vd.4S -&gt; result</code>	v7/A32/A64
<code>float64x2_t vsetq_lane_f64( float64_t a, float64x2_t v, const int lane)</code>	<code>0&lt;=lane&lt;=1 a -&gt; Rn v -&gt; Vd.2D</code>	<code>MOV Vd.D[lane],Rn</code>	<code>Vd.2D -&gt; result</code>	A64

## 2.1.10 Load

### 2.1.10.1 Stride

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vld1_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B},[Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vld1q_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B},[Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vld1_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H},[Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vld1q_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H},[Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vld1_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S},[Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vld1q_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vld1_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>int64x2_t vld1q_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vld1_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B}, [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vld1q_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B}, [Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vld1_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vld1q_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vld1_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S}, [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vld1q_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vld1_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vld1q_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vld1_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	A32/A64
<code>poly64x2_t vld1q_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	A32/A64
<code>float16x4_t vld1_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vld1q_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>float32x2_t vld1_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S}, [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vld1q_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vld1_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B}, [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vld1q_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B}, [Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vld1_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vld1q_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1_t vld1_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	A64
<code>float64x2_t vld1q_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	A64
<code>int8x8_t vld1_lane_s8( int8_t const *ptr, int8x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.b}[lane], [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vld1q_lane_s8( int8_t const *ptr, int8x16_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD1 {Vt.b}[lane], [Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>int16x4_t vld1_lane_s16( int16_t const *ptr, int16x4_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.H}[lane], [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vld1q_lane_s16( int16_t const *ptr, int16x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.H}[lane], [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vld1_lane_s32( int32_t const *ptr, int32x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2S 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.S}[lane], [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vld1q_lane_s32( int32_t const *ptr, int32x4_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4S 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.S}[lane], [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vld1_lane_s64( int64_t const *ptr, int64x1_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD1 {Vt.D}[lane], [Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>int64x2_t vld1q_lane_s64( int64_t const *ptr, int64x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.D}[lane], [Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vld1_lane_u8( uint8_t const *ptr, uint8x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.B}[lane], [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vld1q_lane_u8(   uint8_t const *ptr,   uint8x16_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD1 {Vt.B}[lane],[Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vld1_lane_u16(   uint16_t const *ptr,   uint16x4_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vld1q_lane_u16(   uint16_t const *ptr,   uint16x8_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vld1_lane_u32(   uint32_t const *ptr,   uint32x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2S 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.S}[lane],[Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vld1q_lane_u32(   uint32_t const *ptr,   uint32x4_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4S 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.S}[lane],[Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vld1_lane_u64(   uint64_t const *ptr,   uint64x1_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vld1q_lane_u64(   uint64_t const *ptr,   uint64x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vld1_lane_p64(   poly64_t const *ptr,   poly64x1_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.1D -&gt; result</code>	A32/A64
<code>poly64x2_t vld1q_lane_p64(   poly64_t const *ptr,   poly64x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.2D -&gt; result</code>	A32/A64
<code>float16x4_t vld1_lane_f16(   float16_t const *ptr,   float16x4_t src,   const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vld1q_lane_f16( float16_t const *ptr, float16x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>float32x2_t vld1_lane_f32( float32_t const *ptr, float32x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2S 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.S}[lane],[Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vld1q_lane_f32( float32_t const *ptr, float32x4_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4S 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.S}[lane],[Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vld1_lane_p8( poly8_t const *ptr, poly8x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.B}[lane],[Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>poly8x16_t vld1q_lane_p8( poly8_t const *ptr, poly8x16_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD1 {Vt.B}[lane],[Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vld1_lane_p16( poly16_t const *ptr, poly16x4_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vld1q_lane_p16( poly16_t const *ptr, poly16x8_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.H}[lane],[Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>float64x1_t vld1_lane_f64( float64_t const *ptr, float64x1_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.1D -&gt; result</code>	A64
<code>float64x2_t vld1q_lane_f64( float64_t const *ptr, float64x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD1 {Vt.D}[lane],[Xn]</code>	<code>Vt.2D -&gt; result</code>	A64
<code>int8x8_t vld1_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8B},[Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>int8x16_t vld1q_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.16B},[Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vld1_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>int16x8_t vld1q_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>int32x2_t vld1_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2S}, [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>int32x4_t vld1q_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>int64x1_t vld1_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>int64x2_t vld1q_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vld1_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8B}, [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64
<code>uint8x16_t vld1q_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.16B}, [Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>uint16x4_t vld1_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>uint16x8_t vld1q_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>uint32x2_t vld1_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2S}, [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>uint32x4_t vld1q_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>uint64x1_t vld1_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	v7/A32/A64
<code>uint64x2_t vld1q_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	v7/A32/A64
<code>poly64x1_t vld1_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	A32/A64
<code>poly64x2_t vld1q_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	A32/A64
<code>float16x4_t vld1_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vld1q_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>float32x2_t vld1_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2S}, [Xn]</code>	<code>Vt.2S -&gt; result</code>	v7/A32/A64
<code>float32x4_t vld1q_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4S}, [Xn]</code>	<code>Vt.4S -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vld1_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8B}, [Xn]</code>	<code>Vt.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x16_t vld1q_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.16B}, [Xn]</code>	<code>Vt.16B -&gt; result</code>	v7/A32/A64
<code>poly16x4_t vld1_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	v7/A32/A64
<code>poly16x8_t vld1q_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	v7/A32/A64
<code>float64x1_t vld1_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D}, [Xn]</code>	<code>Vt.1D -&gt; result</code>	A64
<code>float64x2_t vld1q_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.2D}, [Xn]</code>	<code>Vt.2D -&gt; result</code>	A64
<code>int8x8x2_t vld2_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.8B - Vt2.8B}, [Xn]</code>	<code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x2_t vld2q_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.16B - Vt2.16B}, [Xn]</code>	<code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x4x2_t vld2_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x2_t vld2q_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x2_t vld2_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.2S - Vt2.2S}, [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x2_t vld2q_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.4S - Vt2.4S}, [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x8x2_t vld2_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.8B - Vt2.8B}, [Xn]</code>	<code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x16x2_t vld2q_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.16B - Vt2.16B}, [Xn]</code>	<code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x4x2_t vld2_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x8x2_t vld2q_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x2x2_t vld2_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.2S - Vt2.2S}, [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x4x2_t vld2q_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.4S - Vt2.4S}, [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4x2_t vld2_f16(float16_t const *ptr)	ptr -> Xn	LD2 {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
float16x8x2_t vld2q_f16(float16_t const *ptr)	ptr -> Xn	LD2 {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
float32x2x2_t vld2_f32(float32_t const *ptr)	ptr -> Xn	LD2 {Vt.2S - Vt2.2S}, [Xn]	Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
float32x4x2_t vld2q_f32(float32_t const *ptr)	ptr -> Xn	LD2 {Vt.4S - Vt2.4S}, [Xn]	Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
poly8x8x2_t vld2_p8(poly8_t const *ptr)	ptr -> Xn	LD2 {Vt.8B - Vt2.8B}, [Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
poly8x16x2_t vld2q_p8(poly8_t const *ptr)	ptr -> Xn	LD2 {Vt.16B - Vt2.16B}, [Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
poly16x4x2_t vld2_p16(poly16_t const *ptr)	ptr -> Xn	LD2 {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
poly16x8x2_t vld2q_p16(poly16_t const *ptr)	ptr -> Xn	LD2 {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
int64x1x2_t vld2_s64(int64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
uint64x1x2_t vld2_u64(uint64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
poly64x1x2_t vld2_p64(poly64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A32/A64
int64x2x2_t vld2q_s64(int64_t const *ptr)	ptr -> Xn	LD2 {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
uint64x2x2_t vld2q_u64(uint64_t const *ptr)	ptr -> Xn	LD2 {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
poly64x2x2_t vld2q_p64(poly64_t const *ptr)	ptr -> Xn	LD2 {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
float64x1x2_t vld2_f64(float64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x2x2_t vld2q_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.2D - Vt2.2D}, [Xn]</code>	<code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>int8x8x3_t vld3_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x3_t vld3q_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x4x3_t vld3_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x3_t vld3q_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x3_t vld3_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2S - Vt3.2S}, [Xn]</code>	<code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x3_t vld3q_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x8x3_t vld3_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x16x3_t vld3q_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x4x3_t vld3_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x8x3_t vld3q_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x2x3_t vld3_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2S - Vt3.2S}, [Xn]</code>	<code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4x3_t vld3q_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x4x3_t vld3_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x8x3_t vld3q_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x2x3_t vld3_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2S - Vt3.2S}, [Xn]</code>	<code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x4x3_t vld3q_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x8x3_t vld3_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x16x3_t vld3q_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x4x3_t vld3_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x8x3_t vld3q_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int64x1x3_t vld3_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>uint64x1x3_t vld3_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>poly64x1x3_t vld3_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2x3_t vld3q_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>uint64x2x3_t vld3q_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>poly64x2x3_t vld3q_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>float64x1x3_t vld3_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A64
<code>float64x2x3_t vld3q_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>int8x8x4_t vld4_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8B - Vt4.8B}, [Xn]</code>	<code>Vt4.8B -&gt; result.val[3]</code> <code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x4_t vld4q_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.16B - Vt4.16B}, [Xn]</code>	<code>Vt4.16B -&gt; result.val[3]</code> <code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x4x4_t vld4_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x4_t vld4q_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x4_t vld4_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2S - Vt4.2S}, [Xn]</code>	<code>Vt4.2S -&gt; result.val[3]</code> <code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x4_t vld4q_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4S - Vt4.4S}, [Xn]</code>	<code>Vt4.4S -&gt; result.val[3]</code> <code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8x4_t vld4_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8B - Vt4.8B}, [Xn]</code>	<code>Vt4.8B -&gt; result.val[3]</code> <code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x16x4_t vld4q_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.16B - Vt4.16B}, [Xn]</code>	<code>Vt4.16B -&gt; result.val[3]</code> <code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x4x4_t vld4_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x8x4_t vld4q_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x2x4_t vld4_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2S - Vt4.2S}, [Xn]</code>	<code>Vt4.2S -&gt; result.val[3]</code> <code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x4x4_t vld4q_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4S - Vt4.4S}, [Xn]</code>	<code>Vt4.4S -&gt; result.val[3]</code> <code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x4x4_t vld4_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x8x4_t vld4q_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x2x4_t vld4_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2S - Vt4.2S}, [Xn]</code>	<code>Vt4.2S -&gt; result.val[3]</code> <code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x4x4_t vld4q_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4S - Vt4.4S}, [Xn]</code>	<code>Vt4.4S -&gt; result.val[3]</code> <code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x8x4_t vld4_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8B - Vt4.8B}, [Xn]</code>	Vt4.8B -> result.val[3] Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>poly8x16x4_t vld4q_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.16B - Vt4.16B}, [Xn]</code>	Vt4.16B -> result.val[3] Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>poly16x4x4_t vld4_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>poly16x8x4_t vld4q_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>int64x1x4_t vld4_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt4.1D}, [Xn]</code>	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
<code>uint64x1x4_t vld4_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt4.1D}, [Xn]</code>	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
<code>poly64x1x4_t vld4_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt4.1D}, [Xn]</code>	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A32/A64
<code>int64x2x4_t vld4q_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
<code>uint64x2x4_t vld4q_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
<code>poly64x2x4_t vld4q_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float64x1x4_t vld4_f64(float64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt4.1D}, [Xn]	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64
float64x2x4_t vld4q_f64(float64_t const *ptr)	ptr -> Xn	LD4 {Vt.2D - Vt4.2D}, [Xn]	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
int8x8x2_t vld2_dup_s8(int8_t const *ptr)	ptr -> Xn	LD2R {Vt.8B - Vt2.8B}, [Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
int8x16x2_t vld2q_dup_s8(int8_t const *ptr)	ptr -> Xn	LD2R {Vt.16B - Vt2.16B}, [Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
int16x4x2_t vld2_dup_s16(int16_t const *ptr)	ptr -> Xn	LD2R {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
int16x8x2_t vld2q_dup_s16(int16_t const *ptr)	ptr -> Xn	LD2R {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
int32x2x2_t vld2_dup_s32(int32_t const *ptr)	ptr -> Xn	LD2R {Vt.2S - Vt2.2S}, [Xn]	Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
int32x4x2_t vld2q_dup_s32(int32_t const *ptr)	ptr -> Xn	LD2R {Vt.4S - Vt2.4S}, [Xn]	Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
uint8x8x2_t vld2_dup_u8(uint8_t const *ptr)	ptr -> Xn	LD2R {Vt.8B - Vt2.8B}, [Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
uint8x16x2_t vld2q_dup_u8(uint8_t const *ptr)	ptr -> Xn	LD2R {Vt.16B - Vt2.16B}, [Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
uint16x4x2_t vld2_dup_u16(uint16_t const *ptr)	ptr -> Xn	LD2R {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
uint16x8x2_t vld2q_dup_u16(uint16_t const *ptr)	ptr -> Xn	LD2R {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
uint32x2x2_t vld2_dup_u32(uint32_t const *ptr)	ptr -> Xn	LD2R {Vt.2S - Vt2.2S}, [Xn]	Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
uint32x4x2_t vld2q_dup_u32(uint32_t const *ptr)	ptr -> Xn	LD2R {Vt.4S - Vt2.4S}, [Xn]	Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4x2_t vld2_dup_f16(float16_t const *ptr)	ptr -> Xn	LD2R {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
float16x8x2_t vld2q_dup_f16(float16_t const *ptr)	ptr -> Xn	LD2R {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
float32x2x2_t vld2_dup_f32(float32_t const *ptr)	ptr -> Xn	LD2R {Vt.2S - Vt2.2S}, [Xn]	Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
float32x4x2_t vld2q_dup_f32(float32_t const *ptr)	ptr -> Xn	LD2R {Vt.4S - Vt2.4S}, [Xn]	Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
poly8x8x2_t vld2_dup_p8(poly8_t const *ptr)	ptr -> Xn	LD2R {Vt.8B - Vt2.8B}, [Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
poly8x16x2_t vld2q_dup_p8(poly8_t const *ptr)	ptr -> Xn	LD2R {Vt.16B - Vt2.16B}, [Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
poly16x4x2_t vld2_dup_p16(poly16_t const *ptr)	ptr -> Xn	LD2R {Vt.4H - Vt2.4H}, [Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
poly16x8x2_t vld2q_dup_p16(poly16_t const *ptr)	ptr -> Xn	LD2R {Vt.8H - Vt2.8H}, [Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
int64x1x2_t vld2_dup_s64(int64_t const *ptr)	ptr -> Xn	LD2R {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
uint64x1x2_t vld2_dup_u64(uint64_t const *ptr)	ptr -> Xn	LD2R {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
poly64x1x2_t vld2_dup_p64(poly64_t const *ptr)	ptr -> Xn	LD2R {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A32/A64
int64x2x2_t vld2q_dup_s64(int64_t const *ptr)	ptr -> Xn	LD2R {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
uint64x2x2_t vld2q_dup_u64(uint64_t const *ptr)	ptr -> Xn	LD2R {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
poly64x2x2_t vld2q_dup_p64(poly64_t const *ptr)	ptr -> Xn	LD2R {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
float64x1x2_t vld2_dup_f64(float64_t const *ptr)	ptr -> Xn	LD2R {Vt.1D - Vt2.1D}, [Xn]	Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x2x2_t vld2q_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD2R {Vt.2D - Vt2.2D}, [Xn]	Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
<code>int8x8x3_t vld3_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.8B - Vt3.8B}, [Xn]	Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>int8x16x3_t vld3q_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.16B - Vt3.16B}, [Xn]	Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>int16x4x3_t vld3_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.4H - Vt3.4H}, [Xn]	Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>int16x8x3_t vld3q_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.8H - Vt3.8H}, [Xn]	Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>int32x2x3_t vld3_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.2S - Vt3.2S}, [Xn]	Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>int32x4x3_t vld3q_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.4S - Vt3.4S}, [Xn]	Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>uint8x8x3_t vld3_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.8B - Vt3.8B}, [Xn]	Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>uint8x16x3_t vld3q_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.16B - Vt3.16B}, [Xn]	Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>uint16x4x3_t vld3_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.4H - Vt3.4H}, [Xn]	Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>uint16x8x3_t vld3q_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.8H - Vt3.8H}, [Xn]	Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>uint32x2x3_t vld3_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	LD3R {Vt.2S - Vt3.2S}, [Xn]	Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4x3_t vld3q_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x4x3_t vld3_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x8x3_t vld3q_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x2x3_t vld3_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.2S - Vt3.2S}, [Xn]</code>	<code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x4x3_t vld3q_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x8x3_t vld3_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x16x3_t vld3q_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x4x3_t vld3_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x8x3_t vld3q_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int64x1x3_t vld3_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>uint64x1x3_t vld3_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>poly64x1x3_t vld3_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int64x2x3_t vld3q_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>uint64x2x3_t vld3q_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>poly64x2x3_t vld3q_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>float64x1x3_t vld3_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.1D - Vt3.1D}, [Xn]</code>	<code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A64
<code>float64x2x3_t vld3q_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.2D - Vt3.2D}, [Xn]</code>	<code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>int8x8x4_t vld4_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8B - Vt4.8B}, [Xn]</code>	<code>Vt4.8B -&gt; result.val[3]</code> <code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x4_t vld4q_dup_s8(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.16B - Vt4.16B}, [Xn]</code>	<code>Vt4.16B -&gt; result.val[3]</code> <code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x4x4_t vld4_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x4_t vld4q_dup_s16(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x4_t vld4_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2S - Vt4.2S}, [Xn]</code>	<code>Vt4.2S -&gt; result.val[3]</code> <code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x4_t vld4q_dup_s32(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4S - Vt4.4S}, [Xn]</code>	<code>Vt4.4S -&gt; result.val[3]</code> <code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8x4_t vld4_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8B - Vt4.8B}, [Xn]</code>	Vt4.8B -> result.val[3] Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>uint8x16x4_t vld4q_dup_u8(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.16B - Vt4.16B}, [Xn]</code>	Vt4.16B -> result.val[3] Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>uint16x4x4_t vld4_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>uint16x8x4_t vld4q_dup_u16(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>uint32x2x4_t vld4_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2S - Vt4.2S}, [Xn]</code>	Vt4.2S -> result.val[3] Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>uint32x4x4_t vld4q_dup_u32(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4S - Vt4.4S}, [Xn]</code>	Vt4.4S -> result.val[3] Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>float16x4x4_t vld4_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>float16x8x4_t vld4q_dup_f16(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>float32x2x4_t vld4_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2S - Vt4.2S}, [Xn]</code>	Vt4.2S -> result.val[3] Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>float32x4x4_t vld4q_dup_f32(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4S - Vt4.4S}, [Xn]</code>	Vt4.4S -> result.val[3] Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x8x4_t vld4_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8B - Vt4.8B}, [Xn]</code>	<code>Vt4.8B -&gt; result.val[3]</code> <code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x16x4_t vld4q_dup_p8(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.16B - Vt4.16B}, [Xn]</code>	<code>Vt4.16B -&gt; result.val[3]</code> <code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x4x4_t vld4_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x8x4_t vld4q_dup_p16(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int64x1x4_t vld4_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.1D - Vt4.1D}, [Xn]</code>	<code>Vt4.1D -&gt; result.val[3]</code> <code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>uint64x1x4_t vld4_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.1D - Vt4.1D}, [Xn]</code>	<code>Vt4.1D -&gt; result.val[3]</code> <code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>poly64x1x4_t vld4_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.1D - Vt4.1D}, [Xn]</code>	<code>Vt4.1D -&gt; result.val[3]</code> <code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A32/A64
<code>int64x2x4_t vld4q_dup_s64(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2D - Vt4.2D}, [Xn]</code>	<code>Vt4.2D -&gt; result.val[3]</code> <code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>uint64x2x4_t vld4q_dup_u64(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2D - Vt4.2D}, [Xn]</code>	<code>Vt4.2D -&gt; result.val[3]</code> <code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>poly64x2x4_t vld4q_dup_p64(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2D - Vt4.2D}, [Xn]</code>	<code>Vt4.2D -&gt; result.val[3]</code> <code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float64x1x4_t vld4_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.1D - Vt4.1D}, [Xn]</code>	<code>Vt4.1D -&gt; result.val[3]</code> <code>Vt3.1D -&gt; result.val[2]</code> <code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A64
<code>float64x2x4_t vld4q_dup_f64(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.2D - Vt4.2D}, [Xn]</code>	<code>Vt4.2D -&gt; result.val[3]</code> <code>Vt3.2D -&gt; result.val[2]</code> <code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>int16x4x2_t vld2_lane_s16(   int16_t const *ptr,   int16x4x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.4H</code> <code>src.val[0] -&gt; Vt.4H</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x2_t vld2q_lane_s16(   int16_t const *ptr,   int16x8x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.8H</code> <code>src.val[0] -&gt; Vt.8H</code> <code>0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x2_t vld2_lane_s32(   int32_t const *ptr,   int32x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.2S</code> <code>src.val[0] -&gt; Vt.2S</code> <code>0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.s - Vt2.s}[lane], [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x2_t vld2q_lane_s32(   int32_t const *ptr,   int32x4x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.4S</code> <code>src.val[0] -&gt; Vt.4S</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.s - Vt2.s}[lane], [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x4x2_t vld2_lane_u16(   uint16_t const *ptr,   uint16x4x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.4H</code> <code>src.val[0] -&gt; Vt.4H</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x8x2_t vld2q_lane_u16(   uint16_t const *ptr,   uint16x8x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.8H</code> <code>src.val[0] -&gt; Vt.8H</code> <code>0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x2x2_t vld2_lane_u32(   uint32_t const *ptr,   uint32x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.2S</code> <code>src.val[0] -&gt; Vt.2S</code> <code>0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.s - Vt2.s}[lane], [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x4x2_t vld2q_lane_u32(   uint32_t const *ptr,   uint32x4x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.4S</code> <code>src.val[0] -&gt; Vt.4S</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.s - Vt2.s}[lane], [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4x2_t vld2_lane_f16( float16_t const *ptr, float16x4x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.h - Vt2.h}[lane],[Xn]</code>	<code>Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x8x2_t vld2q_lane_f16( float16_t const *ptr, float16x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.h - Vt2.h}[lane],[Xn]</code>	<code>Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x2x2_t vld2_lane_f32( float32_t const *ptr, float32x2x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.s - Vt2.s}[lane],[Xn]</code>	<code>Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x4x2_t vld2q_lane_f32( float32_t const *ptr, float32x4x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.s - Vt2.s}[lane],[Xn]</code>	<code>Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x4x2_t vld2_lane_p16( poly16_t const *ptr, poly16x4x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.h - Vt2.h}[lane],[Xn]</code>	<code>Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x8x2_t vld2q_lane_p16( poly16_t const *ptr, poly16x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.h - Vt2.h}[lane],[Xn]</code>	<code>Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x8x2_t vld2_lane_s8( int8_t const *ptr, int8x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x8x2_t vld2_lane_u8( uint8_t const *ptr, uint8x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x8x2_t vld2_lane_p8( poly8_t const *ptr, poly8x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x2_t vld2q_lane_s8( int8_t const *ptr, int8x16x2_t src, const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16x2_t vld2q_lane_u8(   uint8_t const *ptr,   uint8x16x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</code>	A64
<code>poly8x16x2_t vld2q_lane_p8(   poly8_t const *ptr,   poly8x16x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</code>	<code>LD2 {Vt.b - Vt2.b}[lane],[Xn]</code>	<code>Vt.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</code>	A64
<code>int64x1x2_t vld2_lane_s64(   int64_t const *ptr,   int64x1x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>ptr -&gt; Xn Vt.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</code>	A64
<code>int64x2x2_t vld2q_lane_s64(   int64_t const *ptr,   int64x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>ptr -&gt; Xn Vt.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</code>	A64
<code>uint64x1x2_t vld2_lane_u64(   uint64_t const *ptr,   uint64x1x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</code>	A64
<code>uint64x2x2_t vld2q_lane_u64(   uint64_t const *ptr,   uint64x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</code>	A64
<code>poly64x1x2_t vld2_lane_p64(   poly64_t const *ptr,   poly64x1x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</code>	A64
<code>poly64x2x2_t vld2q_lane_p64(   poly64_t const *ptr,   poly64x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</code>	A64
<code>float64x1x2_t vld2_lane_f64(   float64_t const *ptr,   float64x1x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</code>	A64
<code>float64x2x2_t vld2q_lane_f64(   float64_t const *ptr,   float64x2x2_t src,   const int lane)</code>	<code>ptr -&gt; Xn src.val[1] -&gt; Vt.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</code>	<code>LD2 {Vt.d - Vt2.d}[lane],[Xn]</code>	<code>Vt.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int16x4x3_t vld3_lane_s16(     int16_t const *ptr,     int16x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int16x8x3_t vld3q_lane_s16(     int16_t const *ptr,     int16x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int32x2x3_t vld3_lane_s32(     int32_t const *ptr,     int32x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int32x4x3_t vld3q_lane_s32(     int32_t const *ptr,     int32x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint16x4x3_t vld3_lane_u16(     uint16_t const *ptr,     uint16x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint16x8x3_t vld3q_lane_u16(     uint16_t const *ptr,     uint16x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint32x2x3_t vld3_lane_u32(     uint32_t const *ptr,     uint32x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint32x4x3_t vld3q_lane_u32(     uint32_t const *ptr,     uint32x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16x4x3_t vld3_lane_f16(     float16_t const *ptr,     float16x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float16x8x3_t vld3q_lane_f16(     float16_t const *ptr,     float16x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float32x2x3_t vld3_lane_f32(     float32_t const *ptr,     float32x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float32x4x3_t vld3q_lane_f32(     float32_t const *ptr,     float32x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.s - Vt3.s}[lane],[Xn]	<pre>Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>poly16x4x3_t vld3_lane_p16(     poly16_t const *ptr,     poly16x4x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>poly16x8x3_t vld3q_lane_p16(     poly16_t const *ptr,     poly16x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.h - Vt3.h}[lane],[Xn]	<pre>Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int8x8x3_t vld3_lane_s8(     int8_t const *ptr,     int8x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint8x8x3_t vld3_lane_u8(     uint8_t const *ptr,     uint8x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly8x8x3_t vld3_lane_p8(     poly8_t const *ptr,     poly8x8x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int8x16x3_t vld3q_lane_s8(     int8_t const *ptr,     int8x16x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64
<pre>uint8x16x3_t vld3q_lane_u8(     uint8_t const *ptr,     uint8x16x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64
<pre>poly8x16x3_t vld3q_lane_p8(     poly8_t const *ptr,     poly8x16x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD3 {Vt.b - Vt3.b}[lane],[Xn]	<pre>Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64
<pre>int64x1x3_t vld3_lane_s64(     int64_t const *ptr,     int64x1x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>int64x2x3_t vld3q_lane_s64(     int64_t const *ptr,     int64x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64
<pre>uint64x1x3_t vld3_lane_u64(     uint64_t const *ptr,     uint64x1x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>uint64x2x3_t vld3q_lane_u64(     uint64_t const *ptr,     uint64x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly64x1x3_t vld3_lane_p64(     poly64_t const *ptr,     poly64x1x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>poly64x2x3_t vld3q_lane_p64(     poly64_t const *ptr,     poly64x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64
<pre>float64x1x3_t vld3_lane_f64(     float64_t const *ptr,     float64x1x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>float64x2x3_t vld3q_lane_f64(     float64_t const *ptr,     float64x2x3_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD3 {Vt.d - Vt3.d}[lane],[Xn]	<pre>Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64
<pre>int16x4x4_t vld4_lane_s16(     int16_t const *ptr,     int16x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4H src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int16x8x4_t vld4q_lane_s16(     int16_t const *ptr,     int16x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8H src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int32x2x4_t vld4_lane_s32(     int32_t const *ptr,     int32x2x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.2S src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.2S -&gt; result.val[3] Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int32x4x4_t vld4q_lane_s32(     int32_t const *ptr,     int32x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4S src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.4S -&gt; result.val[3] Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16x4x4_t vld4_lane_u16(     uint16_t const *ptr,     uint16x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4H src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint16x8x4_t vld4q_lane_u16(     uint16_t const *ptr,     uint16x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8H src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint32x2x4_t vld4_lane_u32(     uint32_t const *ptr,     uint32x2x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.2S src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.2S -&gt; result.val[3] Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint32x4x4_t vld4q_lane_u32(     uint32_t const *ptr,     uint32x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4S src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.4S -&gt; result.val[3] Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float16x4x4_t vld4_lane_f16(     float16_t const *ptr,     float16x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4H src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float16x8x4_t vld4q_lane_f16(     float16_t const *ptr,     float16x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8H src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>float32x2x4_t vld4_lane_f32(     float32_t const *ptr,     float32x2x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.2S src.val[2] -&gt; Vt3.2S src.val[1] -&gt; Vt2.2S src.val[0] -&gt; Vt.2S 0 &lt;= lane &lt;= 1</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.2S -&gt; result.val[3] Vt3.2S -&gt; result.val[2] Vt2.2S -&gt; result.val[1] Vt.2S -&gt; result.val[0]</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x4x4_t vld4q_lane_f32(     float32_t const *ptr,     float32x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4S src.val[2] -&gt; Vt3.4S src.val[1] -&gt; Vt2.4S src.val[0] -&gt; Vt.4S 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.s - Vt4.s}[lane],[Xn]	<pre>Vt4.4S -&gt; result.val[3] Vt3.4S -&gt; result.val[2] Vt2.4S -&gt; result.val[1] Vt.4S -&gt; result.val[0]</pre>	v7/A32/A64
<pre>poly16x4x4_t vld4_lane_p16(     poly16_t const *ptr,     poly16x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4H src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>poly16x8x4_t vld4q_lane_p16(     poly16_t const *ptr,     poly16x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8H src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.h - Vt4.h}[lane],[Xn]	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int8x8x4_t vld4_lane_s8(     int8_t const *ptr,     int8x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8B src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.8B -&gt; result.val[3] Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64
<pre>uint8x8x4_t vld4_lane_u8(     uint8_t const *ptr,     uint8x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8B src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.8B -&gt; result.val[3] Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64
<pre>poly8x8x4_t vld4_lane_p8(     poly8_t const *ptr,     poly8x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8B src.val[2] -&gt; Vt3.8B src.val[1] -&gt; Vt2.8B src.val[0] -&gt; Vt.8B 0 &lt;= lane &lt;= 7</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.8B -&gt; result.val[3] Vt3.8B -&gt; result.val[2] Vt2.8B -&gt; result.val[1] Vt.8B -&gt; result.val[0]</pre>	v7/A32/A64
<pre>int8x16x4_t vld4q_lane_s8(     int8_t const *ptr,     int8x16x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.16B src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.16B -&gt; result.val[3] Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint8x16x4_t vld4q_lane_u8(     uint8_t const *ptr,     uint8x16x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.16B src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.16B -&gt; result.val[3] Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64
<pre>poly8x16x4_t vld4q_lane_p8(     poly8_t const *ptr,     poly8x16x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.16B src.val[2] -&gt; Vt3.16B src.val[1] -&gt; Vt2.16B src.val[0] -&gt; Vt.16B 0 &lt;= lane &lt;= 15</pre>	LD4 {Vt.b - Vt4.b}[lane],[Xn]	<pre>Vt4.16B -&gt; result.val[3] Vt3.16B -&gt; result.val[2] Vt2.16B -&gt; result.val[1] Vt.16B -&gt; result.val[0]</pre>	A64
<pre>int64x1x4_t vld4_lane_s64(     int64_t const *ptr,     int64x1x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.1D src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD4 {Vt.d - Vt4.d}[lane],[Xn]	<pre>Vt4.1D -&gt; result.val[3] Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>int64x2x4_t vld4q_lane_s64(     int64_t const *ptr,     int64x2x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.2D src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD4 {Vt.d - Vt4.d}[lane],[Xn]	<pre>Vt4.2D -&gt; result.val[3] Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64
<pre>uint64x1x4_t vld4_lane_u64(     uint64_t const *ptr,     uint64x1x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.1D src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD4 {Vt.d - Vt4.d}[lane],[Xn]	<pre>Vt4.1D -&gt; result.val[3] Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64
<pre>uint64x2x4_t vld4q_lane_u64(     uint64_t const *ptr,     uint64x2x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.2D src.val[2] -&gt; Vt3.2D src.val[1] -&gt; Vt2.2D src.val[0] -&gt; Vt.2D 0 &lt;= lane &lt;= 1</pre>	LD4 {Vt.d - Vt4.d}[lane],[Xn]	<pre>Vt4.2D -&gt; result.val[3] Vt3.2D -&gt; result.val[2] Vt2.2D -&gt; result.val[1] Vt.2D -&gt; result.val[0]</pre>	A64
<pre>poly64x1x4_t vld4_lane_p64(     poly64_t const *ptr,     poly64x1x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.1D src.val[2] -&gt; Vt3.1D src.val[1] -&gt; Vt2.1D src.val[0] -&gt; Vt.1D 0 &lt;= lane &lt;= 0</pre>	LD4 {Vt.d - Vt4.d}[lane],[Xn]	<pre>Vt4.1D -&gt; result.val[3] Vt3.1D -&gt; result.val[2] Vt2.1D -&gt; result.val[1] Vt.1D -&gt; result.val[0]</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly64x2x4_t vld4q_lane_p64( poly64_t const *ptr, poly64x2x4_t src, const int lane)	ptr -> Xn src.val[3] -> Vt4.2D src.val[2] -> Vt3.2D src.val[1] -> Vt2.2D src.val[0] -> Vt.2D 0 <= lane <= 1	LD4 {Vt.d - Vt4.d}[lane],[Xn]	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
float64x1x4_t vld4_lane_f64( float64_t const *ptr, float64x1x4_t src, const int lane)	ptr -> Xn src.val[3] -> Vt4.1D src.val[2] -> Vt3.1D src.val[1] -> Vt2.1D src.val[0] -> Vt.1D 0 <= lane <= 0	LD4 {Vt.d - Vt4.d}[lane],[Xn]	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64
float64x2x4_t vld4q_lane_f64( float64_t const *ptr, float64x2x4_t src, const int lane)	ptr -> Xn src.val[3] -> Vt4.2D src.val[2] -> Vt3.2D src.val[1] -> Vt2.2D src.val[0] -> Vt.2D 0 <= lane <= 1	LD4 {Vt.d - Vt4.d}[lane],[Xn]	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
int8x8x2_t vld1_s8_x2(int8_t const *ptr)	ptr -> Xn	LD1 {Vt.8B - Vt2.8B},[Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
int8x16x2_t vld1q_s8_x2(int8_t const *ptr)	ptr -> Xn	LD1 {Vt.16B - Vt2.16B},[Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
int16x4x2_t vld1_s16_x2(int16_t const *ptr)	ptr -> Xn	LD1 {Vt.4H - Vt2.4H},[Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
int16x8x2_t vld1q_s16_x2(int16_t const *ptr)	ptr -> Xn	LD1 {Vt.8H - Vt2.8H},[Xn]	Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
int32x2x2_t vld1_s32_x2(int32_t const *ptr)	ptr -> Xn	LD1 {Vt.2S - Vt2.2S},[Xn]	Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
int32x4x2_t vld1q_s32_x2(int32_t const *ptr)	ptr -> Xn	LD1 {Vt.4S - Vt2.4S},[Xn]	Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
uint8x8x2_t vld1_u8_x2(uint8_t const *ptr)	ptr -> Xn	LD1 {Vt.8B - Vt2.8B},[Xn]	Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
uint8x16x2_t vld1q_u8_x2(uint8_t const *ptr)	ptr -> Xn	LD1 {Vt.16B - Vt2.16B},[Xn]	Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
uint16x4x2_t vld1_u16_x2(uint16_t const *ptr)	ptr -> Xn	LD1 {Vt.4H - Vt2.4H},[Xn]	Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8x2_t vld1q_u16_x2(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x2x2_t vld1_u32_x2(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt2.2S}, [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint32x4x2_t vld1q_u32_x2(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt2.4S}, [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x4x2_t vld1_f16_x2(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>float16x8x2_t vld1q_f16_x2(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x2x2_t vld1_f32_x2(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt2.2S}, [Xn]</code>	<code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>float32x4x2_t vld1q_f32_x2(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt2.4S}, [Xn]</code>	<code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x8x2_t vld1_p8_x2(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt2.8B}, [Xn]</code>	<code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly8x16x2_t vld1q_p8_x2(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt2.16B}, [Xn]</code>	<code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x4x2_t vld1_p16_x2(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>poly16x8x2_t vld1q_p16_x2(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int64x1x2_t vld1_s64_x2(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt2.1D}, [Xn]</code>	<code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>uint64x1x2_t vld1_u64_x2(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt2.1D}, [Xn]</code>	<code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	v7/A32/A64
<code>poly64x1x2_t vld1_p64_x2(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt2.1D}, [Xn]</code>	<code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A32/A64
<code>int64x2x2_t vld1q_s64_x2(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt2.2D}, [Xn]</code>	<code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2x2_t vld1q_u64_x2(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt2.2D}, [Xn]</code>	<code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	v7/A32/A64
<code>poly64x2x2_t vld1q_p64_x2(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt2.2D}, [Xn]</code>	<code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A32/A64
<code>float64x1x2_t vld1_f64_x2(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt2.1D}, [Xn]</code>	<code>Vt2.1D -&gt; result.val[1]</code> <code>Vt.1D -&gt; result.val[0]</code>	A64
<code>float64x2x2_t vld1q_f64_x2(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt2.2D}, [Xn]</code>	<code>Vt2.2D -&gt; result.val[1]</code> <code>Vt.2D -&gt; result.val[0]</code>	A64
<code>int8x8x3_t vld1_s8_x3(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>int8x16x3_t vld1q_s8_x3(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x4x3_t vld1_s16_x3(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64
<code>int16x8x3_t vld1q_s16_x3(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x2x3_t vld1_s32_x3(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt3.2S}, [Xn]</code>	<code>Vt3.2S -&gt; result.val[2]</code> <code>Vt2.2S -&gt; result.val[1]</code> <code>Vt.2S -&gt; result.val[0]</code>	v7/A32/A64
<code>int32x4x3_t vld1q_s32_x3(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt3.4S}, [Xn]</code>	<code>Vt3.4S -&gt; result.val[2]</code> <code>Vt2.4S -&gt; result.val[1]</code> <code>Vt.4S -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x8x3_t vld1_u8_x3(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt3.8B}, [Xn]</code>	<code>Vt3.8B -&gt; result.val[2]</code> <code>Vt2.8B -&gt; result.val[1]</code> <code>Vt.8B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint8x16x3_t vld1q_u8_x3(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt3.16B}, [Xn]</code>	<code>Vt3.16B -&gt; result.val[2]</code> <code>Vt2.16B -&gt; result.val[1]</code> <code>Vt.16B -&gt; result.val[0]</code>	v7/A32/A64
<code>uint16x4x3_t vld1_u16_x3(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8x3_t vld1q_u16_x3(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt3.8H}, [Xn]</code>	Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>uint32x2x3_t vld1_u32_x3(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt3.2S}, [Xn]</code>	Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>uint32x4x3_t vld1q_u32_x3(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt3.4S}, [Xn]</code>	Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>float16x4x3_t vld1_f16_x3(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt3.4H}, [Xn]</code>	Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>float16x8x3_t vld1q_f16_x3(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt3.8H}, [Xn]</code>	Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>float32x2x3_t vld1_f32_x3(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt3.2S}, [Xn]</code>	Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>float32x4x3_t vld1q_f32_x3(float32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt3.4S}, [Xn]</code>	Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>poly8x8x3_t vld1_p8_x3(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt3.8B}, [Xn]</code>	Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>poly8x16x3_t vld1q_p8_x3(poly8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt3.16B}, [Xn]</code>	Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>poly16x4x3_t vld1_p16_x3(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt3.4H}, [Xn]</code>	Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>poly16x8x3_t vld1q_p16_x3(poly16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt3.8H}, [Xn]</code>	Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>int64x1x3_t vld1_s64_x3(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x1x3_t vld1_u64_x3(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
<code>poly64x1x3_t vld1_p64_x3(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A32/A64
<code>int64x2x3_t vld1q_s64_x3(int64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt3.2D}, [Xn]</code>	Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	v7/A32/A64
<code>uint64x2x3_t vld1q_u64_x3(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt3.2D}, [Xn]</code>	Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	v7/A32/A64
<code>poly64x2x3_t vld1q_p64_x3(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt3.2D}, [Xn]</code>	Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A32/A64
<code>float64x1x3_t vld1_f64_x3(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt3.1D}, [Xn]</code>	Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64
<code>float64x2x3_t vld1q_f64_x3(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt3.2D}, [Xn]</code>	Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64
<code>int8x8x4_t vld1_s8_x4(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt4.8B}, [Xn]</code>	Vt4.8B -> result.val[3] Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>int8x16x4_t vld1q_s8_x4(int8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt4.16B}, [Xn]</code>	Vt4.16B -> result.val[3] Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>int16x4x4_t vld1_s16_x4(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>int16x8x4_t vld1q_s16_x4(int16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2x4_t vld1_s32_x4(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt4.2S}, [Xn]</code>	Vt4.2S -> result.val[3] Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>int32x4x4_t vld1q_s32_x4(int32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt4.4S}, [Xn]</code>	Vt4.4S -> result.val[3] Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>uint8x8x4_t vld1_u8_x4(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8B - Vt4.8B}, [Xn]</code>	Vt4.8B -> result.val[3] Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
<code>uint8x16x4_t vld1q_u8_x4(uint8_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.16B - Vt4.16B}, [Xn]</code>	Vt4.16B -> result.val[3] Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
<code>uint16x4x4_t vld1_u16_x4(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>uint16x8x4_t vld1q_u16_x4(uint16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
<code>uint32x2x4_t vld1_u32_x4(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2S - Vt4.2S}, [Xn]</code>	Vt4.2S -> result.val[3] Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
<code>uint32x4x4_t vld1q_u32_x4(uint32_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4S - Vt4.4S}, [Xn]</code>	Vt4.4S -> result.val[3] Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
<code>float16x4x4_t vld1_f16_x4(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H - Vt4.4H}, [Xn]</code>	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
<code>float16x8x4_t vld1q_f16_x4(float16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H - Vt4.8H}, [Xn]</code>	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x2x4_t vld1_f32_x4(float32_t const *ptr)	ptr -> Xn	LD1 {Vt.2S - Vt4.2S},[Xn]	Vt4.2S -> result.val[3] Vt3.2S -> result.val[2] Vt2.2S -> result.val[1] Vt.2S -> result.val[0]	v7/A32/A64
float32x4x4_t vld1q_f32_x4(float32_t const *ptr)	ptr -> Xn	LD1 {Vt.4S - Vt4.4S},[Xn]	Vt4.4S -> result.val[3] Vt3.4S -> result.val[2] Vt2.4S -> result.val[1] Vt.4S -> result.val[0]	v7/A32/A64
poly8x8x4_t vld1_p8_x4(poly8_t const *ptr)	ptr -> Xn	LD1 {Vt.8B - Vt4.8B},[Xn]	Vt4.8B -> result.val[3] Vt3.8B -> result.val[2] Vt2.8B -> result.val[1] Vt.8B -> result.val[0]	v7/A32/A64
poly8x16x4_t vld1q_p8_x4(poly8_t const *ptr)	ptr -> Xn	LD1 {Vt.16B - Vt4.16B},[Xn]	Vt4.16B -> result.val[3] Vt3.16B -> result.val[2] Vt2.16B -> result.val[1] Vt.16B -> result.val[0]	v7/A32/A64
poly16x4x4_t vld1_p16_x4(poly16_t const *ptr)	ptr -> Xn	LD1 {Vt.4H - Vt4.4H},[Xn]	Vt4.4H -> result.val[3] Vt3.4H -> result.val[2] Vt2.4H -> result.val[1] Vt.4H -> result.val[0]	v7/A32/A64
poly16x8x4_t vld1q_p16_x4(poly16_t const *ptr)	ptr -> Xn	LD1 {Vt.8H - Vt4.8H},[Xn]	Vt4.8H -> result.val[3] Vt3.8H -> result.val[2] Vt2.8H -> result.val[1] Vt.8H -> result.val[0]	v7/A32/A64
int64x1x4_t vld1_s64_x4(int64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt4.1D},[Xn]	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
uint64x1x4_t vld1_u64_x4(uint64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt4.1D},[Xn]	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	v7/A32/A64
poly64x1x4_t vld1_p64_x4(poly64_t const *ptr)	ptr -> Xn	LD1 {Vt.1D - Vt4.1D},[Xn]	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A32/A64
int64x2x4_t vld1q_s64_x4(int64_t const *ptr)	ptr -> Xn	LD1 {Vt.2D - Vt4.2D},[Xn]	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2x4_t vld1q_u64_x4(uint64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	v7/A32/A64
<code>poly64x2x4_t vld1q_p64_x4(poly64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A32/A64
<code>float64x1x4_t vld1_f64_x4(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.1D - Vt4.1D}, [Xn]</code>	Vt4.1D -> result.val[3] Vt3.1D -> result.val[2] Vt2.1D -> result.val[1] Vt.1D -> result.val[0]	A64
<code>float64x2x4_t vld1q_f64_x4(float64_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.2D - Vt4.2D}, [Xn]</code>	Vt4.2D -> result.val[3] Vt3.2D -> result.val[2] Vt2.2D -> result.val[1] Vt.2D -> result.val[0]	A64

### 2.1.10.2 Load

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly128_t vldrq_p128(poly128_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LDR Qd, [Xn]</code>	<code>Qd -&gt; result</code>	A32/A64

## 2.1.11 Store

### 2.1.11.1 Stride

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_s8( int8_t *ptr, int8x8_t val)</code>	<code>val -&gt; Vt.8B ptr -&gt; Xn</code>	<code>ST1 {Vt.8B}, [Xn]</code>		v7/A32/A64
<code>void vst1q_s8( int8_t *ptr, int8x16_t val)</code>	<code>val -&gt; Vt.16B ptr -&gt; Xn</code>	<code>ST1 {Vt.16B}, [Xn]</code>		v7/A32/A64
<code>void vst1_s16( int16_t *ptr, int16x4_t val)</code>	<code>val -&gt; Vt.4H ptr -&gt; Xn</code>	<code>ST1 {Vt.4H}, [Xn]</code>		v7/A32/A64
<code>void vst1q_s16( int16_t *ptr, int16x8_t val)</code>	<code>val -&gt; Vt.8H ptr -&gt; Xn</code>	<code>ST1 {Vt.8H}, [Xn]</code>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_s32( int32_t *ptr, int32x2_t val)</code>	<code>val -&gt; Vt.2S ptr -&gt; Xn</code>	ST1 {Vt.2S}, [Xn]		v7/A32/A64
<code>void vst1q_s32( int32_t *ptr, int32x4_t val)</code>	<code>val -&gt; Vt.4S ptr -&gt; Xn</code>	ST1 {Vt.4S}, [Xn]		v7/A32/A64
<code>void vst1_s64( int64_t *ptr, int64x1_t val)</code>	<code>val -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D}, [Xn]		v7/A32/A64
<code>void vst1q_s64( int64_t *ptr, int64x2_t val)</code>	<code>val -&gt; Vt.2D ptr -&gt; Xn</code>	ST1 {Vt.2D}, [Xn]		v7/A32/A64
<code>void vst1_u8( uint8_t *ptr, uint8x8_t val)</code>	<code>val -&gt; Vt.8B ptr -&gt; Xn</code>	ST1 {Vt.8B}, [Xn]		v7/A32/A64
<code>void vst1q_u8( uint8_t *ptr, uint8x16_t val)</code>	<code>val -&gt; Vt.16B ptr -&gt; Xn</code>	ST1 {Vt.16B}, [Xn]		v7/A32/A64
<code>void vst1_u16( uint16_t *ptr, uint16x4_t val)</code>	<code>val -&gt; Vt.4H ptr -&gt; Xn</code>	ST1 {Vt.4H}, [Xn]		v7/A32/A64
<code>void vst1q_u16( uint16_t *ptr, uint16x8_t val)</code>	<code>val -&gt; Vt.8H ptr -&gt; Xn</code>	ST1 {Vt.8H}, [Xn]		v7/A32/A64
<code>void vst1_u32( uint32_t *ptr, uint32x2_t val)</code>	<code>val -&gt; Vt.2S ptr -&gt; Xn</code>	ST1 {Vt.2S}, [Xn]		v7/A32/A64
<code>void vst1q_u32( uint32_t *ptr, uint32x4_t val)</code>	<code>val -&gt; Vt.4S ptr -&gt; Xn</code>	ST1 {Vt.4S}, [Xn]		v7/A32/A64
<code>void vst1_u64( uint64_t *ptr, uint64x1_t val)</code>	<code>val -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D}, [Xn]		v7/A32/A64
<code>void vst1q_u64( uint64_t *ptr, uint64x2_t val)</code>	<code>val -&gt; Vt.2D ptr -&gt; Xn</code>	ST1 {Vt.2D}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_p64(poly64_t *ptr, poly64x1_t val)</code>	val -> Vt.1D ptr -> Xn	ST1 {Vt.1D}, [Xn]		A32/A64
<code>void vst1q_p64(poly64_t *ptr, poly64x2_t val)</code>	val -> Vt.2D ptr -> Xn	ST1 {Vt.2D}, [Xn]		A32/A64
<code>void vst1_f16(float16_t *ptr, float16x4_t val)</code>	val -> Vt.4H ptr -> Xn	ST1 {Vt.4H}, [Xn]		v7/A32/A64
<code>void vst1q_f16(float16_t *ptr, float16x8_t val)</code>	val -> Vt.8H ptr -> Xn	ST1 {Vt.8H}, [Xn]		v7/A32/A64
<code>void vst1_f32(float32_t *ptr, float32x2_t val)</code>	val -> Vt.2S ptr -> Xn	ST1 {Vt.2S}, [Xn]		v7/A32/A64
<code>void vst1q_f32(float32_t *ptr, float32x4_t val)</code>	val -> Vt.4S ptr -> Xn	ST1 {Vt.4S}, [Xn]		v7/A32/A64
<code>void vst1_p8(poly8_t *ptr, poly8x8_t val)</code>	val -> Vt.8B ptr -> Xn	ST1 {Vt.8B}, [Xn]		v7/A32/A64
<code>void vst1q_p8(poly8_t *ptr, poly8x16_t val)</code>	val -> Vt.16B ptr -> Xn	ST1 {Vt.16B}, [Xn]		v7/A32/A64
<code>void vst1_p16(poly16_t *ptr, poly16x4_t val)</code>	val -> Vt.4H ptr -> Xn	ST1 {Vt.4H}, [Xn]		v7/A32/A64
<code>void vst1q_p16(poly16_t *ptr, poly16x8_t val)</code>	val -> Vt.8H ptr -> Xn	ST1 {Vt.8H}, [Xn]		v7/A32/A64
<code>void vst1_f64(float64_t *ptr, float64x1_t val)</code>	val -> Vt.1D ptr -> Xn	ST1 {Vt.1D}, [Xn]		A64
<code>void vst1q_f64(float64_t *ptr, float64x2_t val)</code>	val -> Vt.2D ptr -> Xn	ST1 {Vt.2D}, [Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1_lane_s8(   int8_t *ptr,   int8x8_t val,   const int lane)</pre>	<pre>val -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST1 {Vt.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1q_lane_s8(   int8_t *ptr,   int8x16_t val,   const int lane)</pre>	<pre>val -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST1 {Vt.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1_lane_s16(   int16_t *ptr,   int16x4_t val,   const int lane)</pre>	<pre>val -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST1 {Vt.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1q_lane_s16(   int16_t *ptr,   int16x8_t val,   const int lane)</pre>	<pre>val -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST1 {Vt.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1_lane_s32(   int32_t *ptr,   int32x2_t val,   const int lane)</pre>	<pre>val -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST1 {Vt.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1q_lane_s32(   int32_t *ptr,   int32x4_t val,   const int lane)</pre>	<pre>val -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST1 {Vt.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1_lane_s64(   int64_t *ptr,   int64x1_t val,   const int lane)</pre>	<pre>val -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST1 {Vt.d}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1q_lane_s64(   int64_t *ptr,   int64x2_t val,   const int lane)</pre>	<pre>val -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST1 {Vt.d}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1_lane_u8(   uint8_t *ptr,   uint8x8_t val,   const int lane)</pre>	<pre>val -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST1 {Vt.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst1q_lane_u8(   uint8_t *ptr,   uint8x16_t val,   const int lane)</pre>	<pre>val -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST1 {Vt.b}[lane],[Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_lane_u16( uint16_t *ptr, uint16x4_t val, const int lane)</code>	<code>val -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</code>	ST1 {Vt.h}[lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_u16( uint16_t *ptr, uint16x8_t val, const int lane)</code>	<code>val -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</code>	ST1 {Vt.h}[lane],[Xn]		v7/A32/A64
<code>void vst1_lane_u32( uint32_t *ptr, uint32x2_t val, const int lane)</code>	<code>val -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</code>	ST1 {Vt.s}[lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_u32( uint32_t *ptr, uint32x4_t val, const int lane)</code>	<code>val -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</code>	ST1 {Vt.s}[lane],[Xn]		v7/A32/A64
<code>void vst1_lane_u64( uint64_t *ptr, uint64x1_t val, const int lane)</code>	<code>val -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</code>	ST1 {Vt.d}[lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_u64( uint64_t *ptr, uint64x2_t val, const int lane)</code>	<code>val -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</code>	ST1 {Vt.d}[lane],[Xn]		v7/A32/A64
<code>void vst1_lane_p64( poly64_t *ptr, poly64x1_t val, const int lane)</code>	<code>val -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</code>	ST1 {Vt.d}[lane],[Xn]		A32/A64
<code>void vst1q_lane_p64( poly64_t *ptr, poly64x2_t val, const int lane)</code>	<code>val -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</code>	ST1 {Vt.d}[lane],[Xn]		A32/A64
<code>void vst1_lane_f16( float16_t *ptr, float16x4_t val, const int lane)</code>	<code>val -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</code>	ST1 {Vt.h}[lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_f16( float16_t *ptr, float16x8_t val, const int lane)</code>	<code>val -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</code>	ST1 {Vt.h}[lane],[Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_lane_f32(float32_t *ptr, float32x2_t val, const int lane)</code>	<code>val -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</code>	ST1 {Vt.s}[,lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_f32(float32_t *ptr, float32x4_t val, const int lane)</code>	<code>val -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</code>	ST1 {Vt.s}[,lane],[Xn]		v7/A32/A64
<code>void vst1_lane_p8(poly8_t *ptr, poly8x8_t val, const int lane)</code>	<code>val -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</code>	ST1 {Vt.b}[,lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_p8(poly8_t *ptr, poly8x16_t val, const int lane)</code>	<code>val -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</code>	ST1 {Vt.b}[,lane],[Xn]		v7/A32/A64
<code>void vst1_lane_p16(poly16_t *ptr, poly16x4_t val, const int lane)</code>	<code>val -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</code>	ST1 {Vt.h}[,lane],[Xn]		v7/A32/A64
<code>void vst1q_lane_p16(poly16_t *ptr, poly16x8_t val, const int lane)</code>	<code>val -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</code>	ST1 {Vt.h}[,lane],[Xn]		v7/A32/A64
<code>void vst1_lane_f64(float64_t *ptr, float64x1_t val, const int lane)</code>	<code>val -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</code>	ST1 {Vt.d}[,lane],[Xn]		A64
<code>void vst1q_lane_f64(float64_t *ptr, float64x2_t val, const int lane)</code>	<code>val -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</code>	ST1 {Vt.d}[,lane],[Xn]		A64
<code>void vst2_s8(int8_t *ptr, int8x8x2_t val)</code>	<code>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</code>	ST2 {Vt.8B - Vt2.8B}[,Xn]		v7/A32/A64
<code>void vst2q_s8(int8_t *ptr, int8x16x2_t val)</code>	<code>val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</code>	ST2 {Vt.16B - Vt2.16B}[,Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst2_s16(   int16_t *ptr,   int16x4x2_t val)</code>	<code>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</code>	ST2 {Vt.4H - Vt2.4H}, [Xn]		v7/A32/A64
<code>void vst2q_s16(   int16_t *ptr,   int16x8x2_t val)</code>	<code>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</code>	ST2 {Vt.8H - Vt2.8H}, [Xn]		v7/A32/A64
<code>void vst2_s32(   int32_t *ptr,   int32x2x2_t val)</code>	<code>val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</code>	ST2 {Vt.2S - Vt2.2S}, [Xn]		v7/A32/A64
<code>void vst2q_s32(   int32_t *ptr,   int32x4x2_t val)</code>	<code>val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</code>	ST2 {Vt.4S - Vt2.4S}, [Xn]		v7/A32/A64
<code>void vst2_u8(   uint8_t *ptr,   uint8x8x2_t val)</code>	<code>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</code>	ST2 {Vt.8B - Vt2.8B}, [Xn]		v7/A32/A64
<code>void vst2q_u8(   uint8_t *ptr,   uint8x16x2_t val)</code>	<code>val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</code>	ST2 {Vt.16B - Vt2.16B}, [Xn]		v7/A32/A64
<code>void vst2_u16(   uint16_t *ptr,   uint16x4x2_t val)</code>	<code>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</code>	ST2 {Vt.4H - Vt2.4H}, [Xn]		v7/A32/A64
<code>void vst2q_u16(   uint16_t *ptr,   uint16x8x2_t val)</code>	<code>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</code>	ST2 {Vt.8H - Vt2.8H}, [Xn]		v7/A32/A64
<code>void vst2_u32(   uint32_t *ptr,   uint32x2x2_t val)</code>	<code>val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</code>	ST2 {Vt.2S - Vt2.2S}, [Xn]		v7/A32/A64
<code>void vst2q_u32(   uint32_t *ptr,   uint32x4x2_t val)</code>	<code>val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</code>	ST2 {Vt.4S - Vt2.4S}, [Xn]		v7/A32/A64
<code>void vst2_f16(   float16_t *ptr,   float16x4x2_t val)</code>	<code>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</code>	ST2 {Vt.4H - Vt2.4H}, [Xn]		v7/A32/A64
<code>void vst2q_f16(   float16_t *ptr,   float16x8x2_t val)</code>	<code>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</code>	ST2 {Vt.8H - Vt2.8H}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst2_f32(float32_t *ptr, float32x2x2_t val)</code>	val.val[1] -> Vt.2S val.val[0] -> Vt.2S ptr -> Xn	ST2 {Vt.2S - Vt.2S}, [Xn]		v7/A32/A64
<code>void vst2q_f32(float32_t *ptr, float32x4x2_t val)</code>	val.val[1] -> Vt.4S val.val[0] -> Vt.4S ptr -> Xn	ST2 {Vt.4S - Vt.4S}, [Xn]		v7/A32/A64
<code>void vst2_p8(poly8_t *ptr, poly8x8x2_t val)</code>	val.val[1] -> Vt.8B val.val[0] -> Vt.8B ptr -> Xn	ST2 {Vt.8B - Vt.8B}, [Xn]		v7/A32/A64
<code>void vst2q_p8(poly8_t *ptr, poly8x16x2_t val)</code>	val.val[1] -> Vt.16B val.val[0] -> Vt.16B ptr -> Xn	ST2 {Vt.16B - Vt.16B}, [Xn]		v7/A32/A64
<code>void vst2_p16(poly16_t *ptr, poly16x4x2_t val)</code>	val.val[1] -> Vt.4H val.val[0] -> Vt.4H ptr -> Xn	ST2 {Vt.4H - Vt.4H}, [Xn]		v7/A32/A64
<code>void vst2q_p16(poly16_t *ptr, poly16x8x2_t val)</code>	val.val[1] -> Vt.8H val.val[0] -> Vt.8H ptr -> Xn	ST2 {Vt.8H - Vt.8H}, [Xn]		v7/A32/A64
<code>void vst2_s64(int64_t *ptr, int64x1x2_t val)</code>	val.val[1] -> Vt.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt.1D}, [Xn]		v7/A32/A64
<code>void vst2_u64(uint64_t *ptr, uint64x1x2_t val)</code>	val.val[1] -> Vt.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt.1D}, [Xn]		v7/A32/A64
<code>void vst2_p64(poly64_t *ptr, poly64x1x2_t val)</code>	val.val[1] -> Vt.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt.1D}, [Xn]		A32/A64
<code>void vst2q_s64(int64_t *ptr, int64x2x2_t val)</code>	val.val[1] -> Vt.2D val.val[0] -> Vt.2D ptr -> Xn	ST2 {Vt.2D - Vt.2D}, [Xn]		A64
<code>void vst2q_u64(uint64_t *ptr, uint64x2x2_t val)</code>	val.val[1] -> Vt.2D val.val[0] -> Vt.2D ptr -> Xn	ST2 {Vt.2D - Vt.2D}, [Xn]		A64
<code>void vst2q_p64(poly64_t *ptr, poly64x2x2_t val)</code>	val.val[1] -> Vt.2D val.val[0] -> Vt.2D ptr -> Xn	ST2 {Vt.2D - Vt.2D}, [Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst2_f64(float64_t *ptr, float64x1x2_t val)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt2.1D}, [Xn]		A64
<code>void vst2q_f64(float64_t *ptr, float64x2x2_t val)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST2 {Vt.2D - Vt2.2D}, [Xn]		A64
<code>void vst3_s8(int8_t *ptr, int8x8x3_t val)</code>	val.val[2] -> Vt3.8B val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST3 {Vt.8B - Vt3.8B}, [Xn]		v7/A32/A64
<code>void vst3q_s8(int8_t *ptr, int8x16x3_t val)</code>	val.val[2] -> Vt3.16B val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST3 {Vt.16B - Vt3.16B}, [Xn]		v7/A32/A64
<code>void vst3_s16(int16_t *ptr, int16x4x3_t val)</code>	val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST3 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst3q_s16(int16_t *ptr, int16x8x3_t val)</code>	val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST3 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64
<code>void vst3_s32(int32_t *ptr, int32x2x3_t val)</code>	val.val[2] -> Vt3.2S val.val[1] -> Vt2.2S val.val[0] -> Vt.2S ptr -> Xn	ST3 {Vt.2S - Vt3.2S}, [Xn]		v7/A32/A64
<code>void vst3q_s32(int32_t *ptr, int32x4x3_t val)</code>	val.val[2] -> Vt3.4S val.val[1] -> Vt2.4S val.val[0] -> Vt.4S ptr -> Xn	ST3 {Vt.4S - Vt3.4S}, [Xn]		v7/A32/A64
<code>void vst3_u8(uint8_t *ptr, uint8x8x3_t val)</code>	val.val[2] -> Vt3.8B val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST3 {Vt.8B - Vt3.8B}, [Xn]		v7/A32/A64
<code>void vst3q_u8(uint8_t *ptr, uint8x16x3_t val)</code>	val.val[2] -> Vt3.16B val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST3 {Vt.16B - Vt3.16B}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst3_u16(   uint16_t *ptr,   uint16x4x3_t val)</code>	val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST3 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst3q_u16(   uint16_t *ptr,   uint16x8x3_t val)</code>	val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST3 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64
<code>void vst3_u32(   uint32_t *ptr,   uint32x2x3_t val)</code>	val.val[2] -> Vt3.2S val.val[1] -> Vt2.2S val.val[0] -> Vt.2S ptr -> Xn	ST3 {Vt.2S - Vt3.2S}, [Xn]		v7/A32/A64
<code>void vst3q_u32(   uint32_t *ptr,   uint32x4x3_t val)</code>	val.val[2] -> Vt3.4S val.val[1] -> Vt2.4S val.val[0] -> Vt.4S ptr -> Xn	ST3 {Vt.4S - Vt3.4S}, [Xn]		v7/A32/A64
<code>void vst3_f16(   float16_t *ptr,   float16x4x3_t val)</code>	val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST3 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst3q_f16(   float16_t *ptr,   float16x8x3_t val)</code>	val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST3 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64
<code>void vst3_f32(   float32_t *ptr,   float32x2x3_t val)</code>	val.val[2] -> Vt3.2S val.val[1] -> Vt2.2S val.val[0] -> Vt.2S ptr -> Xn	ST3 {Vt.2S - Vt3.2S}, [Xn]		v7/A32/A64
<code>void vst3q_f32(   float32_t *ptr,   float32x4x3_t val)</code>	val.val[2] -> Vt3.4S val.val[1] -> Vt2.4S val.val[0] -> Vt.4S ptr -> Xn	ST3 {Vt.4S - Vt3.4S}, [Xn]		v7/A32/A64
<code>void vst3_p8(   poly8_t *ptr,   poly8x8x3_t val)</code>	val.val[2] -> Vt3.8B val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST3 {Vt.8B - Vt3.8B}, [Xn]		v7/A32/A64
<code>void vst3q_p8(   poly8_t *ptr,   poly8x16x3_t val)</code>	val.val[2] -> Vt3.16B val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST3 {Vt.16B - Vt3.16B}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst3_p16( poly16_t *ptr, poly16x4x3_t val)</code>	<code>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</code>	ST3 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst3q_p16( poly16_t *ptr, poly16x8x3_t val)</code>	<code>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</code>	ST3 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64
<code>void vst3_s64( int64_t *ptr, int64x1x3_t val)</code>	<code>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D - Vt3.1D}, [Xn]		v7/A32/A64
<code>void vst3_u64( uint64_t *ptr, uint64x1x3_t val)</code>	<code>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D - Vt3.1D}, [Xn]		v7/A32/A64
<code>void vst3_p64( poly64_t *ptr, poly64x1x3_t val)</code>	<code>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D - Vt3.1D}, [Xn]		A32/A64
<code>void vst3q_s64( int64_t *ptr, int64x2x3_t val)</code>	<code>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</code>	ST3 {Vt.2D - Vt3.2D}, [Xn]		A64
<code>void vst3q_u64( uint64_t *ptr, uint64x2x3_t val)</code>	<code>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</code>	ST3 {Vt.2D - Vt3.2D}, [Xn]		A64
<code>void vst3q_p64( poly64_t *ptr, poly64x2x3_t val)</code>	<code>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</code>	ST3 {Vt.2D - Vt3.2D}, [Xn]		A64
<code>void vst3_f64( float64_t *ptr, float64x1x3_t val)</code>	<code>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	ST1 {Vt.1D - Vt3.1D}, [Xn]		A64
<code>void vst3q_f64( float64_t *ptr, float64x2x3_t val)</code>	<code>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</code>	ST3 {Vt.2D - Vt3.2D}, [Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4_s8(     int8_t *ptr,     int8x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	ST4 {Vt.8B - Vt4.8B}, [Xn]		v7/A32/A64
<pre>void vst4q_s8(     int8_t *ptr,     int8x16x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	ST4 {Vt.16B - Vt4.16B}, [Xn]		v7/A32/A64
<pre>void vst4_s16(     int16_t *ptr,     int16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	ST4 {Vt.4H - Vt4.4H}, [Xn]		v7/A32/A64
<pre>void vst4q_s16(     int16_t *ptr,     int16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	ST4 {Vt.8H - Vt4.8H}, [Xn]		v7/A32/A64
<pre>void vst4_s32(     int32_t *ptr,     int32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	ST4 {Vt.2S - Vt4.2S}, [Xn]		v7/A32/A64
<pre>void vst4q_s32(     int32_t *ptr,     int32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	ST4 {Vt.4S - Vt4.4S}, [Xn]		v7/A32/A64
<pre>void vst4_u8(     uint8_t *ptr,     uint8x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	ST4 {Vt.8B - Vt4.8B}, [Xn]		v7/A32/A64
<pre>void vst4q_u8(     uint8_t *ptr,     uint8x16x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	ST4 {Vt.16B - Vt4.16B}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4_u16(     uint16_t *ptr,     uint16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt.4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	ST4 {Vt.4H - Vt4.4H}, [Xn]		v7/A32/A64
<pre>void vst4q_u16(     uint16_t *ptr,     uint16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	ST4 {Vt.8H - Vt4.8H}, [Xn]		v7/A32/A64
<pre>void vst4_u32(     uint32_t *ptr,     uint32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	ST4 {Vt.2S - Vt4.2S}, [Xn]		v7/A32/A64
<pre>void vst4q_u32(     uint32_t *ptr,     uint32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	ST4 {Vt.4S - Vt4.4S}, [Xn]		v7/A32/A64
<pre>void vst4_f16(     float16_t *ptr,     float16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	ST4 {Vt.4H - Vt4.4H}, [Xn]		v7/A32/A64
<pre>void vst4q_f16(     float16_t *ptr,     float16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	ST4 {Vt.8H - Vt4.8H}, [Xn]		v7/A32/A64
<pre>void vst4_f32(     float32_t *ptr,     float32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	ST4 {Vt.2S - Vt4.2S}, [Xn]		v7/A32/A64
<pre>void vst4q_f32(     float32_t *ptr,     float32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	ST4 {Vt.4S - Vt4.4S}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst4_p8( poly8_t *ptr, poly8x8x4_t val)</code>	<code>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</code>	<code>ST4 {Vt.8B - Vt4.8B}, [Xn]</code>		v7/A32/A64
<code>void vst4q_p8( poly8_t *ptr, poly8x16x4_t val)</code>	<code>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</code>	<code>ST4 {Vt.16B - Vt4.16B}, [Xn]</code>		v7/A32/A64
<code>void vst4_p16( poly16_t *ptr, poly16x4x4_t val)</code>	<code>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</code>	<code>ST4 {Vt.4H - Vt4.4H}, [Xn]</code>		v7/A32/A64
<code>void vst4q_p16( poly16_t *ptr, poly16x8x4_t val)</code>	<code>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</code>	<code>ST4 {Vt.8H - Vt4.8H}, [Xn]</code>		v7/A32/A64
<code>void vst4_s64( int64_t *ptr, int64x1x4_t val)</code>	<code>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	<code>ST1 {Vt.1D - Vt4.1D}, [Xn]</code>		v7/A32/A64
<code>void vst4_u64( uint64_t *ptr, uint64x1x4_t val)</code>	<code>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	<code>ST1 {Vt.1D - Vt4.1D}, [Xn]</code>		v7/A32/A64
<code>void vst4_p64( poly64_t *ptr, poly64x1x4_t val)</code>	<code>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</code>	<code>ST1 {Vt.1D - Vt4.1D}, [Xn]</code>		A32/A64
<code>void vst4q_s64( int64_t *ptr, int64x2x4_t val)</code>	<code>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</code>	<code>ST4 {Vt.2D - Vt4.2D}, [Xn]</code>		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4q_u64(     uint64_t *ptr,     uint64x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</pre>	ST4 {Vt.2D - Vt4.2D}, [Xn]		A64
<pre>void vst4q_p64(     poly64_t *ptr,     poly64x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</pre>	ST4 {Vt.2D - Vt4.2D}, [Xn]		A64
<pre>void vst4_f64(     float64_t *ptr,     float64x1x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</pre>	ST1 {Vt.1D - Vt4.1D}, [Xn]		A64
<pre>void vst4q_f64(     float64_t *ptr,     float64x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</pre>	ST4 {Vt.2D - Vt4.2D}, [Xn]		A64
<pre>void vst2_lane_s8(     int8_t *ptr,     int8x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.b - Vt2.b}[lane], [Xn]		v7/A32/A64
<pre>void vst2_lane_u8(     uint8_t *ptr,     uint8x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.b - Vt2.b}[lane], [Xn]		v7/A32/A64
<pre>void vst2_lane_p8(     poly8_t *ptr,     poly8x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.b - Vt2.b}[lane], [Xn]		v7/A32/A64
<pre>void vst3_lane_s8(     int8_t *ptr,     int8x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST3 {Vt.b - Vt3.b}[lane], [Xn]		v7/A32/A64
<pre>void vst3_lane_u8(     uint8_t *ptr,     uint8x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST3 {Vt.b - Vt3.b}[lane], [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst3_lane_p8(     poly8_t *ptr,     poly8x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST3 {Vt.b - Vt3.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_s8(     int8_t *ptr,     int8x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_u8(     uint8_t *ptr,     uint8x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_p8(     poly8_t *ptr,     poly8x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst2_lane_s16(     int16_t *ptr,     int16x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST2 {Vt.h - Vt2.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst2q_lane_s16(     int16_t *ptr,     int16x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST2 {Vt.h - Vt2.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst2_lane_s32(     int32_t *ptr,     int32x2x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST2 {Vt.s - Vt2.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst2q_lane_s32(     int32_t *ptr,     int32x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST2 {Vt.s - Vt2.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst2_lane_u16(     uint16_t *ptr,     uint16x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST2 {Vt.h - Vt2.h}[lane],[Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst2q_lane_u16(     uint16_t *ptr,     uint16x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.h - Vt2.h}[lane],[Xn]		v7/A32/A64
<pre>void vst2_lane_u32(     uint32_t *ptr,     uint32x2x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST2 {Vt.s - Vt2.s}[lane],[Xn]		v7/A32/A64
<pre>void vst2q_lane_u32(     uint32_t *ptr,     uint32x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST2 {Vt.s - Vt2.s}[lane],[Xn]		v7/A32/A64
<pre>void vst2_lane_f16(     float16_t *ptr,     float16x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST2 {Vt.h - Vt2.h}[lane],[Xn]		v7/A32/A64
<pre>void vst2q_lane_f16(     float16_t *ptr,     float16x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.h - Vt2.h}[lane],[Xn]		v7/A32/A64
<pre>void vst2_lane_f32(     float32_t *ptr,     float32x2x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST2 {Vt.s - Vt2.s}[lane],[Xn]		v7/A32/A64
<pre>void vst2q_lane_f32(     float32_t *ptr,     float32x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST2 {Vt.s - Vt2.s}[lane],[Xn]		v7/A32/A64
<pre>void vst2_lane_p16(     poly16_t *ptr,     poly16x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST2 {Vt.h - Vt2.h}[lane],[Xn]		v7/A32/A64
<pre>void vst2q_lane_p16(     poly16_t *ptr,     poly16x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST2 {Vt.h - Vt2.h}[lane],[Xn]		v7/A32/A64
<pre>void vst2q_lane_s8(     int8_t *ptr,     int8x16x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	ST2 {Vt.b - Vt2.b}[lane],[Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst2q_lane_u8( uint8_t *ptr, uint8x16x2_t val, const int lane)</code>	val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn 0 <= lane <= 15	ST2 {Vt.b - Vt2.b}[lane],[Xn]		A64
<code>void vst2q_lane_p8( poly8_t *ptr, poly8x16x2_t val, const int lane)</code>	val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn 0 <= lane <= 15	ST2 {Vt.b - Vt2.b}[lane],[Xn]		A64
<code>void vst2_lane_s64( int64_t *ptr, int64x1x2_t val, const int lane)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn 0 <= lane <= 0	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2q_lane_s64( int64_t *ptr, int64x2x2_t val, const int lane)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn 0 <= lane <= 1	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2_lane_u64( uint64_t *ptr, uint64x1x2_t val, const int lane)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn 0 <= lane <= 0	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2q_lane_u64( uint64_t *ptr, uint64x2x2_t val, const int lane)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn 0 <= lane <= 1	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2_lane_p64( poly64_t *ptr, poly64x1x2_t val, const int lane)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn 0 <= lane <= 0	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2q_lane_p64( poly64_t *ptr, poly64x2x2_t val, const int lane)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn 0 <= lane <= 1	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2_lane_f64( float64_t *ptr, float64x1x2_t val, const int lane)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn 0 <= lane <= 0	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64
<code>void vst2q_lane_f64( float64_t *ptr, float64x2x2_t val, const int lane)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn 0 <= lane <= 2	ST2 {Vt.d - Vt2.d}[lane],[Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst3_lane_s16(     int16_t *ptr,     int16x4x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST3 {Vt.h - Vt3.h}[lane],[Xn]		v7/A32/A64
<pre>void vst3q_lane_s16(     int16_t *ptr,     int16x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST3 {Vt.h - Vt3.h}[lane],[Xn]		v7/A32/A64
<pre>void vst3_lane_s32(     int32_t *ptr,     int32x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST3 {Vt.s - Vt3.s}[lane],[Xn]		v7/A32/A64
<pre>void vst3q_lane_s32(     int32_t *ptr,     int32x4x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST3 {Vt.s - Vt3.s}[lane],[Xn]		v7/A32/A64
<pre>void vst3_lane_u16(     uint16_t *ptr,     uint16x4x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST3 {Vt.h - Vt3.h}[lane],[Xn]		v7/A32/A64
<pre>void vst3q_lane_u16(     uint16_t *ptr,     uint16x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	ST3 {Vt.h - Vt3.h}[lane],[Xn]		v7/A32/A64
<pre>void vst3_lane_u32(     uint32_t *ptr,     uint32x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST3 {Vt.s - Vt3.s}[lane],[Xn]		v7/A32/A64
<pre>void vst3q_lane_u32(     uint32_t *ptr,     uint32x4x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	ST3 {Vt.s - Vt3.s}[lane],[Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst3_lane_f16( float16_t *ptr, float16x4x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3q_lane_f16( float16_t *ptr, float16x8x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3_lane_f32( float32_t *ptr, float32x2x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST3 {Vt.s - Vt3.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3q_lane_f32( float32_t *ptr, float32x4x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST3 {Vt.s - Vt3.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3_lane_p16( poly16_t *ptr, poly16x4x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3q_lane_p16( poly16_t *ptr, poly16x8x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3q_lane_s8( int8_t *ptr, int8x16x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST3 {Vt.b - Vt3.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3q_lane_u8( uint8_t *ptr, uint8x16x3_t val, const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST3 {Vt.b - Vt3.b}[lane],[Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst3q_lane_p8(     poly8_t *ptr,     poly8x16x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST3 {Vt.b - Vt3.b}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst3_lane_s64(     int64_t *ptr,     int64x1x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3q_lane_s64(     int64_t *ptr,     int64x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3_lane_u64(     uint64_t *ptr,     uint64x1x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3q_lane_u64(     uint64_t *ptr,     uint64x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3_lane_p64(     poly64_t *ptr,     poly64x1x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3q_lane_p64(     poly64_t *ptr,     poly64x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst3_lane_f64(     float64_t *ptr,     float64x1x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst3q_lane_f64(     float64_t *ptr,     float64x2x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST3 {Vt.d - Vt3.d}[lane],[Xn]</pre>		A64
<pre>void vst4_lane_s16(     int16_t *ptr,     int16x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_s16(     int16_t *ptr,     int16x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_s32(     int32_t *ptr,     int32x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_s32(     int32_t *ptr,     int32x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_u16(     uint16_t *ptr,     uint16x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_u16(     uint16_t *ptr,     uint16x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4_lane_u32(     uint32_t *ptr,     uint32x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_u32(     uint32_t *ptr,     uint32x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_f16(     float16_t *ptr,     float16x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_f16(     float16_t *ptr,     float16x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_f32(     float32_t *ptr,     float32x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_f32(     float32_t *ptr,     float32x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.s - Vt4.s}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4_lane_p16(     poly16_t *ptr,     poly16x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4q_lane_p16(     poly16_t *ptr,     poly16x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		v7/A32/A64
<pre>void vst4q_lane_s8(     int8_t *ptr,     int8x16x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		A64
<pre>void vst4q_lane_u8(     uint8_t *ptr,     uint8x16x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		A64
<pre>void vst4q_lane_p8(     poly8_t *ptr,     poly8x16x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn 0 &lt;= lane &lt;= 15</pre>	<pre>ST4 {Vt.b - Vt4.b}[lane],[Xn]</pre>		A64
<pre>void vst4_lane_s64(     int64_t *ptr,     int64x1x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST4 {Vt.d - Vt4.d}[lane],[Xn]</pre>		A64
<pre>void vst4q_lane_s64(     int64_t *ptr,     int64x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	<pre>ST4 {Vt.d - Vt4.d}[lane],[Xn]</pre>		A64
<pre>void vst4_lane_u64(     uint64_t *ptr,     uint64x1x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	<pre>ST4 {Vt.d - Vt4.d}[lane],[Xn]</pre>		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst4q_lane_u64(     uint64_t *ptr,     uint64x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST4 {Vt.d - Vt4.d}[lane],[Xn]		A64
<pre>void vst4_lane_p64(     poly64_t *ptr,     poly64x1x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	ST4 {Vt.d - Vt4.d}[lane],[Xn]		A64
<pre>void vst4q_lane_p64(     poly64_t *ptr,     poly64x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST4 {Vt.d - Vt4.d}[lane],[Xn]		A64
<pre>void vst4_lane_f64(     float64_t *ptr,     float64x1x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn 0 &lt;= lane &lt;= 0</pre>	ST4 {Vt.d - Vt4.d}[lane],[Xn]		A64
<pre>void vst4q_lane_f64(     float64_t *ptr,     float64x2x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn 0 &lt;= lane &lt;= 1</pre>	ST4 {Vt.d - Vt4.d}[lane],[Xn]		A64
<pre>void vst1_s8_x2(     int8_t *ptr,     int8x8x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	ST1 {Vt.8B - Vt2.8B},[Xn]		v7/A32/A64
<pre>void vst1q_s8_x2(     int8_t *ptr,     int8x16x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	ST1 {Vt.16B - Vt2.16B},[Xn]		v7/A32/A64
<pre>void vst1_s16_x2(     int16_t *ptr,     int16x4x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	ST1 {Vt.4H - Vt2.4H},[Xn]		v7/A32/A64
<pre>void vst1q_s16_x2(     int16_t *ptr,     int16x8x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	ST1 {Vt.8H - Vt2.8H},[Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_s32_x2( int32_t *ptr, int32x2x2_t val)</code>	val.val[1] -> Vt.2S val.val[0] -> Vt.2S ptr -> Xn	ST1 {Vt.2S - Vt.2.2S}, [Xn]		v7/A32/A64
<code>void vst1q_s32_x2( int32_t *ptr, int32x4x2_t val)</code>	val.val[1] -> Vt.4S val.val[0] -> Vt.4S ptr -> Xn	ST1 {Vt.4S - Vt.2.4S}, [Xn]		v7/A32/A64
<code>void vst1_u8_x2( uint8_t *ptr, uint8x8x2_t val)</code>	val.val[1] -> Vt.8B val.val[0] -> Vt.8B ptr -> Xn	ST1 {Vt.8B - Vt.2.8B}, [Xn]		v7/A32/A64
<code>void vst1q_u8_x2( uint8_t *ptr, uint8x16x2_t val)</code>	val.val[1] -> Vt.16B val.val[0] -> Vt.16B ptr -> Xn	ST1 {Vt.16B - Vt.2.16B}, [Xn]		v7/A32/A64
<code>void vst1_u16_x2( uint16_t *ptr, uint16x4x2_t val)</code>	val.val[1] -> Vt.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt.2.4H}, [Xn]		v7/A32/A64
<code>void vst1q_u16_x2( uint16_t *ptr, uint16x8x2_t val)</code>	val.val[1] -> Vt.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt.2.8H}, [Xn]		v7/A32/A64
<code>void vst1_u32_x2( uint32_t *ptr, uint32x2x2_t val)</code>	val.val[1] -> Vt.2S val.val[0] -> Vt.2S ptr -> Xn	ST1 {Vt.2S - Vt.2.2S}, [Xn]		v7/A32/A64
<code>void vst1q_u32_x2( uint32_t *ptr, uint32x4x2_t val)</code>	val.val[1] -> Vt.4S val.val[0] -> Vt.4S ptr -> Xn	ST1 {Vt.4S - Vt.2.4S}, [Xn]		v7/A32/A64
<code>void vst1_f16_x2( float16_t *ptr, float16x4x2_t val)</code>	val.val[1] -> Vt.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt.2.4H}, [Xn]		v7/A32/A64
<code>void vst1q_f16_x2( float16_t *ptr, float16x8x2_t val)</code>	val.val[1] -> Vt.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt.2.8H}, [Xn]		v7/A32/A64
<code>void vst1_f32_x2( float32_t *ptr, float32x2x2_t val)</code>	val.val[1] -> Vt.2S val.val[0] -> Vt.2S ptr -> Xn	ST1 {Vt.2S - Vt.2.2S}, [Xn]		v7/A32/A64
<code>void vst1q_f32_x2( float32_t *ptr, float32x4x2_t val)</code>	val.val[1] -> Vt.4S val.val[0] -> Vt.4S ptr -> Xn	ST1 {Vt.4S - Vt.2.4S}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_p8_x2(poly8_t *ptr, poly8x8x2_t val)</code>	val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST1 {Vt.8B - Vt2.8B}, [Xn]		v7/A32/A64
<code>void vst1q_p8_x2(poly8_t *ptr, poly8x16x2_t val)</code>	val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST1 {Vt.16B - Vt2.16B}, [Xn]		v7/A32/A64
<code>void vst1_p16_x2(poly16_t *ptr, poly16x4x2_t val)</code>	val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt2.4H}, [Xn]		v7/A32/A64
<code>void vst1q_p16_x2(poly16_t *ptr, poly16x8x2_t val)</code>	val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt2.8H}, [Xn]		v7/A32/A64
<code>void vst1_s64_x2(int64_t *ptr, int64x1x2_t val)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt2.1D}, [Xn]		v7/A32/A64
<code>void vst1_u64_x2(uint64_t *ptr, uint64x1x2_t val)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt2.1D}, [Xn]		v7/A32/A64
<code>void vst1_p64_x2(poly64_t *ptr, poly64x1x2_t val)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt2.1D}, [Xn]		A32/A64
<code>void vst1q_s64_x2(int64_t *ptr, int64x2x2_t val)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt2.2D}, [Xn]		v7/A32/A64
<code>void vst1q_u64_x2(uint64_t *ptr, uint64x2x2_t val)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt2.2D}, [Xn]		v7/A32/A64
<code>void vst1q_p64_x2(poly64_t *ptr, poly64x2x2_t val)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt2.2D}, [Xn]		A32/A64
<code>void vst1_f64_x2(float64_t *ptr, float64x1x2_t val)</code>	val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt2.1D}, [Xn]		A64
<code>void vst1q_f64_x2(float64_t *ptr, float64x2x2_t val)</code>	val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt2.2D}, [Xn]		A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1_s8_x3(     int8_t *ptr,     int8x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8B - Vt3.8B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_s8_x3(     int8_t *ptr,     int8x16x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.16B - Vt3.16B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_s16_x3(     int16_t *ptr,     int16x4x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt3.4H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_s16_x3(     int16_t *ptr,     int16x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt3.8H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_s32_x3(     int32_t *ptr,     int32x2x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2S - Vt3.2S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_s32_x3(     int32_t *ptr,     int32x4x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4S - Vt3.4S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_u8_x3(     uint8_t *ptr,     uint8x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8B - Vt3.8B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_u8_x3(     uint8_t *ptr,     uint8x16x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.16B - Vt3.16B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_u16_x3(     uint16_t *ptr,     uint16x4x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt3.4H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_u16_x3(     uint16_t *ptr,     uint16x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt3.8H}, [Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_u32_x3(   uint32_t *ptr,   uint32x2x3_t val)</code>	val.val[2] -> Vt3.2S val.val[1] -> Vt2.2S val.val[0] -> Vt.2S ptr -> Xn	ST1 {Vt.2S - Vt3.2S}, [Xn]		v7/A32/A64
<code>void vst1q_u32_x3(   uint32_t *ptr,   uint32x4x3_t val)</code>	val.val[2] -> Vt3.4S val.val[1] -> Vt2.4S val.val[0] -> Vt.4S ptr -> Xn	ST1 {Vt.4S - Vt3.4S}, [Xn]		v7/A32/A64
<code>void vst1_f16_x3(   float16_t *ptr,   float16x4x3_t val)</code>	val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst1q_f16_x3(   float16_t *ptr,   float16x8x3_t val)</code>	val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64
<code>void vst1_f32_x3(   float32_t *ptr,   float32x2x3_t val)</code>	val.val[2] -> Vt3.2S val.val[1] -> Vt2.2S val.val[0] -> Vt.2S ptr -> Xn	ST1 {Vt.2S - Vt3.2S}, [Xn]		v7/A32/A64
<code>void vst1q_f32_x3(   float32_t *ptr,   float32x4x3_t val)</code>	val.val[2] -> Vt3.4S val.val[1] -> Vt2.4S val.val[0] -> Vt.4S ptr -> Xn	ST1 {Vt.4S - Vt3.4S}, [Xn]		v7/A32/A64
<code>void vst1_p8_x3(   poly8_t *ptr,   poly8x8x3_t val)</code>	val.val[2] -> Vt3.8B val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST1 {Vt.8B - Vt3.8B}, [Xn]		v7/A32/A64
<code>void vst1q_p8_x3(   poly8_t *ptr,   poly8x16x3_t val)</code>	val.val[2] -> Vt3.16B val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST1 {Vt.16B - Vt3.16B}, [Xn]		v7/A32/A64
<code>void vst1_p16_x3(   poly16_t *ptr,   poly16x4x3_t val)</code>	val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt3.4H}, [Xn]		v7/A32/A64
<code>void vst1q_p16_x3(   poly16_t *ptr,   poly16x8x3_t val)</code>	val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt3.8H}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1_s64_x3(   int64_t *ptr,   int64x1x3_t val)</code>	val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt3.1D}, [Xn]		v7/A32/A64
<code>void vst1_u64_x3(   uint64_t *ptr,   uint64x1x3_t val)</code>	val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt3.1D}, [Xn]		v7/A32/A64
<code>void vst1_p64_x3(   poly64_t *ptr,   poly64x1x3_t val)</code>	val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt3.1D}, [Xn]		A32/A64
<code>void vst1q_s64_x3(   int64_t *ptr,   int64x2x3_t val)</code>	val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt3.2D}, [Xn]		v7/A32/A64
<code>void vst1q_u64_x3(   uint64_t *ptr,   uint64x2x3_t val)</code>	val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt3.2D}, [Xn]		v7/A32/A64
<code>void vst1q_p64_x3(   poly64_t *ptr,   poly64x2x3_t val)</code>	val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt3.2D}, [Xn]		v7/A32/A64
<code>void vst1_f64_x3(   float64_t *ptr,   float64x1x3_t val)</code>	val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt3.1D}, [Xn]		A64
<code>void vst1q_f64_x3(   float64_t *ptr,   float64x2x3_t val)</code>	val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt3.2D}, [Xn]		A64
<code>void vst1_s8_x4(   int8_t *ptr,   int8x8x4_t val)</code>	val.val[3] -> Vt4.8B val.val[2] -> Vt3.8B val.val[1] -> Vt2.8B val.val[0] -> Vt.8B ptr -> Xn	ST1 {Vt.8B - Vt4.8B}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1q_s8_x4(     int8_t *ptr,     int8x16x4_t val)</pre>	<pre>val.val[3] -&gt; Vt.4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.16B - Vt4.16B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_s16_x4(     int16_t *ptr,     int16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt4.4H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_s16_x4(     int16_t *ptr,     int16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt4.8H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_s32_x4(     int32_t *ptr,     int32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2S - Vt4.2S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_s32_x4(     int32_t *ptr,     int32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4S - Vt4.4S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_u8_x4(     uint8_t *ptr,     uint8x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8B - Vt4.8B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_u8_x4(     uint8_t *ptr,     uint8x16x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.16B val.val[2] -&gt; Vt3.16B val.val[1] -&gt; Vt2.16B val.val[0] -&gt; Vt.16B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.16B - Vt4.16B}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_u16_x4(     uint16_t *ptr,     uint16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt4.4H}, [Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1q_u16_x4(     uint16_t *ptr,     uint16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt4.8H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_u32_x4(     uint32_t *ptr,     uint32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2S - Vt4.2S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_u32_x4(     uint32_t *ptr,     uint32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4S - Vt4.4S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_f16_x4(     float16_t *ptr,     float16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt4.4H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_f16_x4(     float16_t *ptr,     float16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt4.8H}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_f32_x4(     float32_t *ptr,     float32x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2S val.val[2] -&gt; Vt3.2S val.val[1] -&gt; Vt2.2S val.val[0] -&gt; Vt.2S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2S - Vt4.2S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1q_f32_x4(     float32_t *ptr,     float32x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4S val.val[2] -&gt; Vt3.4S val.val[1] -&gt; Vt2.4S val.val[0] -&gt; Vt.4S ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4S - Vt4.4S}, [Xn]</pre>		v7/A32/A64
<pre>void vst1_p8_x4(     poly8_t *ptr,     poly8x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8B val.val[2] -&gt; Vt3.8B val.val[1] -&gt; Vt2.8B val.val[0] -&gt; Vt.8B ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8B - Vt4.8B}, [Xn]</pre>		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>void vst1q_p8_x4( poly8_t *ptr, poly8x16x4_t val)</code>	val.val[3] -> Vt.4.16B val.val[2] -> Vt3.16B val.val[1] -> Vt2.16B val.val[0] -> Vt.16B ptr -> Xn	ST1 {Vt.16B - Vt4.16B}, [Xn]		v7/A32/A64
<code>void vst1_p16_x4( poly16_t *ptr, poly16x4x4_t val)</code>	val.val[3] -> Vt4.4H val.val[2] -> Vt3.4H val.val[1] -> Vt2.4H val.val[0] -> Vt.4H ptr -> Xn	ST1 {Vt.4H - Vt4.4H}, [Xn]		v7/A32/A64
<code>void vst1q_p16_x4( poly16_t *ptr, poly16x8x4_t val)</code>	val.val[3] -> Vt4.8H val.val[2] -> Vt3.8H val.val[1] -> Vt2.8H val.val[0] -> Vt.8H ptr -> Xn	ST1 {Vt.8H - Vt4.8H}, [Xn]		v7/A32/A64
<code>void vst1_s64_x4( int64_t *ptr, int64x1x4_t val)</code>	val.val[3] -> Vt4.1D val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt4.1D}, [Xn]		v7/A32/A64
<code>void vst1_u64_x4( uint64_t *ptr, uint64x1x4_t val)</code>	val.val[3] -> Vt4.1D val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt4.1D}, [Xn]		v7/A32/A64
<code>void vst1_p64_x4( poly64_t *ptr, poly64x1x4_t val)</code>	val.val[3] -> Vt4.1D val.val[2] -> Vt3.1D val.val[1] -> Vt2.1D val.val[0] -> Vt.1D ptr -> Xn	ST1 {Vt.1D - Vt4.1D}, [Xn]		A32/A64
<code>void vst1q_s64_x4( int64_t *ptr, int64x2x4_t val)</code>	val.val[3] -> Vt4.2D val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt4.2D}, [Xn]		v7/A32/A64
<code>void vst1q_u64_x4( uint64_t *ptr, uint64x2x4_t val)</code>	val.val[3] -> Vt4.2D val.val[2] -> Vt3.2D val.val[1] -> Vt2.2D val.val[0] -> Vt.2D ptr -> Xn	ST1 {Vt.2D - Vt4.2D}, [Xn]		v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1q_p64_x4(     poly64_t *ptr,     poly64x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2D - Vt4.2D}, [Xn]</pre>		A32/A64
<pre>void vst1_f64_x4(     float64_t *ptr,     float64x1x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.1D val.val[2] -&gt; Vt3.1D val.val[1] -&gt; Vt2.1D val.val[0] -&gt; Vt.1D ptr -&gt; Xn</pre>	<pre>ST1 {Vt.1D - Vt4.1D}, [Xn]</pre>		A64
<pre>void vst1q_f64_x4(     float64_t *ptr,     float64x2x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.2D val.val[2] -&gt; Vt3.2D val.val[1] -&gt; Vt2.2D val.val[0] -&gt; Vt.2D ptr -&gt; Xn</pre>	<pre>ST1 {Vt.2D - Vt4.2D}, [Xn]</pre>		A64

### 2.1.11.2 Store

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vstrq_p128(     poly128_t *ptr,     poly128_t val)</pre>	<pre>val -&gt; Qt ptr -&gt; Xn</pre>	<pre>STR Qt, [Xn]</pre>		A32/A64

## 2.1.12 Table lookup

### 2.1.12.1 Table lookup

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int8x8_t vtbl1_s8(     int8x8_t a,     int8x8_t idx)</pre>	<pre>Zeros(64):a -&gt; Vn.16B idx -&gt; Vm.8B</pre>	<pre>TBL Vd.8B, {Vn.16B}, Vm.8B</pre>	<pre>Vd.8B -&gt; result</pre>	v7/A32/A64
<pre>uint8x8_t vtbl1_u8(     uint8x8_t a,     uint8x8_t idx)</pre>	<pre>Zeros(64):a -&gt; Vn.16B idx -&gt; Vm.8B</pre>	<pre>TBL Vd.8B, {Vn.16B}, Vm.8B</pre>	<pre>Vd.8B -&gt; result</pre>	v7/A32/A64
<pre>poly8x8_t vtbl1_p8(     poly8x8_t a,     uint8x8_t idx)</pre>	<pre>Zeros(64):a -&gt; Vn.16B idx -&gt; Vm.8B</pre>	<pre>TBL Vd.8B, {Vn.16B}, Vm.8B</pre>	<pre>Vd.8B -&gt; result</pre>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vtbx1_s8( int8x8_t a, int8x8_t b, int8x8_t idx)</code>	Zeros(64):b -> Vn.16B a -> Vd.8B idx -> Vm.8B	MOVI Vtmp.8B,#8 CMHS Vtmp.8B,Vm.8B,Vtmp.8B TBL Vtmp1.8B,{Vn.16B},Vm.8B BIF Vd.8B,Vtmp1.8B,Vtmp.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x8_t vtbx1_u8( uint8x8_t a, uint8x8_t b, uint8x8_t idx)</code>	Zeros(64):b -> Vn.16B a -> Vd.8B idx -> Vm.8B	MOVI Vtmp.8B,#8 CMHS Vtmp.8B,Vm.8B,Vtmp.8B TBL Vtmp1.8B,{Vn.16B},Vm.8B BIF Vd.8B,Vtmp1.8B,Vtmp.8B	Vd.8B -> result	v7/A32/A64
<code>poly8x8_t vtbx1_p8( poly8x8_t a, poly8x8_t b, uint8x8_t idx)</code>	Zeros(64):b -> Vn.16B a -> Vd.8B idx -> Vm.8B	MOVI Vtmp.8B,#8 CMHS Vtmp.8B,Vm.8B,Vtmp.8B TBL Vtmp1.8B,{Vn.16B},Vm.8B BIF Vd.8B,Vtmp1.8B,Vtmp.8B	Vd.8B -> result	v7/A32/A64
<code>int8x8_t vtbl2_s8( int8x8x2_t a, int8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x8_t vtbl2_u8( uint8x8x2_t a, uint8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>poly8x8_t vtbl2_p8( poly8x8x2_t a, uint8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int8x8_t vtbl3_s8( int8x8x3_t a, int8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B Zeros(64):a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x8_t vtbl3_u8( uint8x8x3_t a, uint8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B Zeros(64):a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>poly8x8_t vtbl3_p8( poly8x8x3_t a, uint8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B Zeros(64):a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>int8x8_t vtbl4_s8( int8x8x4_t a, int8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B a.val[3]:a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B	Vd.8B -> result	v7/A32/A64
<code>uint8x8_t vtbl4_u8( uint8x8x4_t a, uint8x8_t idx)</code>	a.val[1]:a.val[0] -> Vn.16B a.val[3]:a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B	Vd.8B -> result	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x8_t vtbl4_p8( poly8x8x4_t a, uint8x8_t idx)	a.val[1]:a.val[0] -> Vn.16B a.val[3]:a.val[2] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B, Vn+1.16B}, Vm.8B	Vd.8B -> result	v7/A32/A64
int8x8_t vqtbl1_s8( int8x16_t t, uint8x8_t idx)	t -> Vn.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B}, Vm.8B	Vd.8B -> result	A64
int8x16_t vqtbl1q_s8( int8x16_t t, uint8x16_t idx)	t -> Vn.16B idx -> Vm.16B	TBL Vd.16B, {Vn.16B}, Vm.16B	Vd.16B -> result	A64
uint8x8_t vqtbl1_u8( uint8x16_t t, uint8x8_t idx)	t -> Vn.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B}, Vm.8B	Vd.8B -> result	A64
uint8x16_t vqtbl1q_u8( uint8x16_t t, uint8x16_t idx)	t -> Vn.16B idx -> Vm.16B	TBL Vd.16B, {Vn.16B}, Vm.16B	Vd.16B -> result	A64
poly8x8_t vqtbl1_p8( poly8x16_t t, uint8x8_t idx)	t -> Vn.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B}, Vm.8B	Vd.8B -> result	A64
poly8x16_t vqtbl1q_p8( poly8x16_t t, uint8x16_t idx)	t -> Vn.16B idx -> Vm.16B	TBL Vd.16B, {Vn.16B}, Vm.16B	Vd.16B -> result	A64
int8x8_t vqtbl2_s8( int8x16x2_t t, uint8x8_t idx)	t.val[0] -> Vn.16B t.val[1] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B	Vd.8B -> result	A64
int8x16_t vqtbl2q_s8( int8x16x2_t t, uint8x16_t idx)	t.val[0] -> Vn.16B t.val[1] -> Vn+1.16B idx -> Vm.16B	TBL Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B	Vd.16B -> result	A64
uint8x8_t vqtbl2_u8( uint8x16x2_t t, uint8x8_t idx)	t.val[0] -> Vn.16B t.val[1] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B	Vd.8B -> result	A64
uint8x16_t vqtbl2q_u8( uint8x16x2_t t, uint8x16_t idx)	t.val[0] -> Vn.16B t.val[1] -> Vn+1.16B idx -> Vm.16B	TBL Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B	Vd.16B -> result	A64
poly8x8_t vqtbl2_p8( poly8x16x2_t t, uint8x8_t idx)	t.val[0] -> Vn.16B t.val[1] -> Vn+1.16B idx -> Vm.8B	TBL Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B	Vd.8B -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x16_t vqtbl2q_p8( poly8x16x2_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x8_t vqtbl3_s8( int8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbl3q_s8( int8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint8x8_t vqtbl3_u8( uint8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbl3q_u8( uint8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vqtbl3_p8( poly8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vqtbl3q_p8( poly8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x8_t vqtbl4_s8( int8x16x4_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbl4q_s8( int8x16x4_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vqtbl4_u8( uint8x16x4_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbl4q_u8( uint8x16x4_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vqtbl4_p8( poly8x16x4_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B</code>	<code>TBL Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vqtbl4q_p8( poly8x16x4_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B</code>	<code>TBL Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

### 2.1.12.2 Extended table lookup

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int8x8_t vtbx2_s8( int8x8_t a, int8x8x2_t b, int8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B, {Vn.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vtbx2_u8( uint8x8_t a, uint8x8x2_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B, {Vn.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vtbx2_p8( poly8x8_t a, poly8x8x2_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B, {Vn.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x8_t vtbx3_s8( int8x8_t a, int8x8x3_t b, int8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B Zeros(64):b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>MOVI Vtmp.8B, #24 CMHS Vtmp.8B, Vm.8B, Vtmp.8B TBL Vtmp1.8B, {Vn.16B, Vn+1.16B}, Vm.8 BIF Vd.8B, Vtmp1.8B, Vtmp.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vtbx3_u8( uint8x8_t a, uint8x8x3_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B Zeros(64):b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>MOVI Vtmp.8B,#24 CMHS Vtmp.8B,Vm.8B,Vtmp.8B TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8B BIF Vd.8B,Vtmp1.8B,Vtmp.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vtbx3_p8( poly8x8_t a, poly8x8x3_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B Zeros(64):b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B idx -&gt; Vm.8B</code>	<code>MOVI Vtmp.8B,#24 CMHS Vtmp.8B,Vm.8B,Vtmp.8B TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8B BIF Vd.8B,Vtmp1.8B,Vtmp.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x8_t vtbx4_s8( int8x8_t a, int8x8x4_t b, int8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B b.val[3]:b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B c-&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>uint8x8_t vtbx4_u8( uint8x8_t a, uint8x8x4_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B b.val[3]:b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B c-&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>poly8x8_t vtbx4_p8( poly8x8_t a, poly8x8x4_t b, uint8x8_t idx)</code>	<code>b.val[1]:b.val[0] -&gt; Vn.16B b.val[3]:b.val[2] -&gt; Vn+1.16B a -&gt; Vd.8B c-&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>int8x8_t vqtbx1_s8( int8x8_t a, int8x16_t t, uint8x8_t idx)</code>	<code>a -&gt; Vd.8B t -&gt; Vn.16B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbx1q_s8( int8x16_t a, int8x16_t t, uint8x16_t idx)</code>	<code>a -&gt; Vd.16B t -&gt; Vn.16B idx -&gt; Vm.16B</code>	<code>TBX Vd.16B,{Vn.16B},Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint8x8_t vqtbx1_u8( uint8x8_t a, uint8x16_t t, uint8x8_t idx)</code>	<code>a -&gt; Vd.8B t -&gt; Vn.16B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbx1q_u8( uint8x16_t a, uint8x16_t t, uint8x16_t idx)</code>	<code>a -&gt; Vd.16B t -&gt; Vn.16B idx -&gt; Vm.16B</code>	<code>TBX Vd.16B,{Vn.16B},Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vqtbx1_p8( poly8x8_t a, poly8x16_t t, uint8x8_t idx)</code>	<code>a -&gt; Vd.8B t -&gt; Vn.16B idx -&gt; Vm.8B</code>	<code>TBX Vd.8B,{Vn.16B},Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x16_t vqtbx1q_p8( poly8x16_t a, poly8x16_t t, uint8x16_t idx)</code>	<code>a -&gt; Vd.16B t -&gt; Vn.16B idx -&gt; Vm.16B</code>	<code>TBX Vd.16B, {Vn.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x8_t vqtbx2_s8( int8x8_t a, int8x16x2_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbx2q_s8( int8x16_t a, int8x16x2_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint8x8_t vqtbx2_u8( uint8x8_t a, uint8x16x2_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbx2q_u8( uint8x16_t a, uint8x16x2_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vqtbx2_p8( poly8x8_t a, poly8x16x2_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+1.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vqtbx2q_p8( poly8x16_t a, poly8x16x2_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+1.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x8_t vqtbx3_s8( int8x8_t a, int8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbx3q_s8( int8x16_t a, int8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x8_t vqtbx3_u8( uint8x8_t a, uint8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbx3q_u8( uint8x16_t a, uint8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>poly8x8_t vqtbx3_p8( poly8x8_t a, poly8x16x3_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+2.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>poly8x16_t vqtbx3q_p8( poly8x16_t a, poly8x16x3_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+2.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x8_t vqtbx4_s8( int8x8_t a, int8x16x4_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>int8x16_t vqtbx4q_s8( int8x16_t a, int8x16x4_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint8x8_t vqtbx4_u8( uint8x8_t a, uint8x16x4_t t, uint8x8_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B a -&gt; Vd.8B</code>	<code>TBX Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</code>	<code>Vd.8B -&gt; result</code>	A64
<code>uint8x16_t vqtbx4q_u8( uint8x16_t a, uint8x16x4_t t, uint8x16_t idx)</code>	<code>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B a -&gt; Vd.16B</code>	<code>TBX Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>poly8x8_t vqtbx4_p8(     poly8x8_t a,     poly8x16x4_t t,     uint8x8_t idx)</pre>	<pre>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.8B a -&gt; Vd.8B</pre>	<pre>TBX Vd.8B, {Vn.16B - Vn+3.16B}, Vm.8B</pre>	<pre>Vd.8B -&gt; result</pre>	A64
<pre>poly8x16_t vqtbx4q_p8(     poly8x16_t a,     poly8x16x4_t t,     uint8x16_t idx)</pre>	<pre>t.val[0] -&gt; Vn.16B t.val[1] -&gt; Vn+1.16B t.val[2] -&gt; Vn+2.16B t.val[3] -&gt; Vn+3.16B idx -&gt; Vm.16B a -&gt; Vd.16B</pre>	<pre>TBX Vd.16B, {Vn.16B - Vn+3.16B}, Vm.16B</pre>	<pre>Vd.16B -&gt; result</pre>	A64

## 2.2 Crypto

### 2.2.1 Cryptography

#### 2.2.1.1 AES

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint8x16_t vaeseq_u8(     uint8x16_t data,     uint8x16_t key)</pre>	<pre>data -&gt; Vd.16B key -&gt; Vn.16B</pre>	<pre>AESE Vd.16B, Vn.16B</pre>	<pre>Vd.16B -&gt; result</pre>	A32/A64
<pre>uint8x16_t vaesdq_u8(     uint8x16_t data,     uint8x16_t key)</pre>	<pre>data -&gt; Vd.16B key -&gt; Vn.16B</pre>	<pre>AESE Vd.16B, Vn.16B</pre>	<pre>Vd.16B -&gt; result</pre>	A32/A64
<pre>uint8x16_t vaesmcq_u8(uint8x16_t data)</pre>	<pre>data -&gt; Vn.16B</pre>	<pre>AESMC Vd.16B, Vn.16B</pre>	<pre>Vd.16B -&gt; result</pre>	A32/A64
<pre>uint8x16_t vaesimcq_u8(uint8x16_t data)</pre>	<pre>data -&gt; Vn.16B</pre>	<pre>AESIMC Vd.16B, Vn.16B</pre>	<pre>Vd.16B -&gt; result</pre>	A32/A64

#### 2.2.1.2 SHA1

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vshalcq_u32(     uint32x4_t hash_abcd,     uint32_t hash_e,     uint32x4_t wk)</pre>	<pre>hash_abcd -&gt; Qd hash_e -&gt; Sn wk -&gt; Vm.4S</pre>	<pre>SHA1C Qd, Sn, Vm.4S</pre>	<pre>Qd -&gt; result</pre>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vshalpq_u32( uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</code>	<code>hash_abcd -&gt; Qd hash_e -&gt; Sn wk -&gt; Vm.4S</code>	<code>SHA1P Qd, Sn, Vm.4S</code>	<code>Qd -&gt; result</code>	A32/A64
<code>uint32x4_t vshalmq_u32( uint32x4_t hash_abcd, uint32_t hash_e, uint32x4_t wk)</code>	<code>hash_abcd -&gt; Qd hash_e -&gt; Sn wk -&gt; Vm.4S</code>	<code>SHA1M Qd, Sn, Vm.4S</code>	<code>Qd -&gt; result</code>	A32/A64
<code>uint32_t vshalh_u32(uint32_t hash_e)</code>	<code>hash_e -&gt; Sn</code>	<code>SHA1H Sd, Sn</code>	<code>Sd -&gt; result</code>	A32/A64
<code>uint32x4_t vshalsu0q_u32( uint32x4_t w0_3, uint32x4_t w4_7, uint32x4_t w8_11)</code>	<code>w0_3 -&gt; Vd.4S w4_7 -&gt; Vn.4S w8_11 -&gt; Vm.4S</code>	<code>SHA1SU0 Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint32x4_t vshalsulq_u32( uint32x4_t tw0_3, uint32x4_t w12_15)</code>	<code>tw0_3 -&gt; Vd.4S w12_15 -&gt; Vn.4S</code>	<code>SHA1SU1 Vd.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64

### 2.2.1.3 SHA256

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vsha256hq_u32( uint32x4_t hash_abcd, uint32x4_t hash_efgh, uint32x4_t wk)</code>	<code>hash_abcd -&gt; Qd hash_efgh -&gt; Qn wk -&gt; Vm.4S</code>	<code>SHA256H Qd, Qn, Vm.4S</code>	<code>Qd -&gt; result</code>	A32/A64
<code>uint32x4_t vsha256h2q_u32( uint32x4_t hash_efgh, uint32x4_t hash_abcd, uint32x4_t wk)</code>	<code>hash_efgh -&gt; Qd hash_abcd -&gt; Qn wk -&gt; Vm.4S</code>	<code>SHA256H2 Qd, Qn, Vm.4S</code>	<code>Qd -&gt; result</code>	A32/A64
<code>uint32x4_t vsha256su0q_u32( uint32x4_t w0_3, uint32x4_t w4_7)</code>	<code>w0_3 -&gt; Vd.4S w4_7 -&gt; Vn.4S</code>	<code>SHA256SU0 Vd.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint32x4_t vsha256sulq_u32( uint32x4_t tw0_3, uint32x4_t w8_11, uint32x4_t w12_15)</code>	<code>tw0_3 -&gt; Vd.4S w8_11 -&gt; Vn.4S w12_15 -&gt; Vm.4S</code>	<code>SHA256SU1 Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A32/A64

## 2.2.2 Vector arithmetic

### 2.2.2.1 Polynomial

#### 2.2.2.1.1 Polynomial multiply

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly128_t vmull_p64( poly64_t a, poly64_t b)	a -> Vn.1D b -> Vm.1D	PMULL Vd.1Q, Vn.1D, Vm.1D	Vd.1Q -> result	A32/A64
poly128_t vmull_high_p64( poly64x2_t a, poly64x2_t b)	a -> Vn.2D b -> Vm.2D	PMULL2 Vd.1Q, Vn.2D, Vm.2D	Vd.1Q -> result	A32/A64

#### 2.2.2.1.2 Polynomial addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
poly8x8_t vadd_p8( poly8x8_t a, poly8x8_t b)	a -> Vn.8B b -> Vm.8B	EOR Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64
poly16x4_t vadd_p16( poly16x4_t a, poly16x4_t b)	a -> Vn.8B b -> Vm.8B	EOR Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64
poly64x1_t vadd_p64( poly64x1_t a, poly64x1_t b)	a -> Vn.8B b -> Vm.8B	EOR Vd.8B, Vn.8B, Vm.8B	Vd.8B -> result	v7/A32/A64
poly8x16_t vaddq_p8( poly8x16_t a, poly8x16_t b)	a -> Vn.16B b -> Vm.16B	EOR Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64
poly16x8_t vaddq_p16( poly16x8_t a, poly16x8_t b)	a -> Vn.16B b -> Vm.16B	EOR Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64
poly64x2_t vaddq_p64( poly64x2_t a, poly64x2_t b)	a -> Vn.16B b -> Vm.16B	EOR Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64
poly128_t vaddq_p128( poly128_t a, poly128_t b)	a -> Vn.16B b -> Vm.16B	EOR Vd.16B, Vn.16B, Vm.16B	Vd.16B -> result	v7/A32/A64

## 2.3 CRC32

### 2.3.1 Cryptography

#### 2.3.1.1 CRC32

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32_t __crc32b( uint32_t a, uint8_t b)</code>	a -> Wn b -> Wm	CRC32B Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32h( uint32_t a, uint16_t b)</code>	a -> Wn b -> Wm	CRC32H Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32w( uint32_t a, uint32_t b)</code>	a -> Wn b -> Wm	CRC32W Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32d( uint32_t a, uint64_t b)</code>	a -> Wn b -> Xm	CRC32X Wd, Wn, Xm	Wd -> result	A32/A64
<code>uint32_t __crc32cb( uint32_t a, uint8_t b)</code>	a -> Wn b -> Wm	CRC32CB Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32ch( uint32_t a, uint16_t b)</code>	a -> Wn b -> Wm	CRC32CH Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32cw( uint32_t a, uint32_t b)</code>	a -> Wn b -> Wm	CRC32CW Wd, Wn, Wm	Wd -> result	A32/A64
<code>uint32_t __crc32cd( uint32_t a, uint64_t b)</code>	a -> Wn b -> Xm	CRC32CX Wd, Wn, Xm	Wd -> result	A32/A64

## 2.4 sqrdmlah intrinsics (From ARMv8.1-A)

### 2.4.1 Vector arithmetic

#### 2.4.1.1 Multiply

##### 2.4.1.1.1 Saturating multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vqrdmlah_s16( int16x4_t a, int16x4_t b, int16x4_t c)</code>	a -> Vd.4H b -> Vn.4H c -> Vm.4H	SQRDMLAH Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
<code>int32x2_t vqrdmlah_s32( int32x2_t a, int32x2_t b, int32x2_t c)</code>	a -> Vd.2S b -> Vn.2S c -> Vm.2S	SQRDMLAH Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	A64
<code>int16x8_t vqrdmlahq_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	a -> Vd.8H b -> Vn.8H c -> Vm.8H	SQRDMLAH Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
<code>int32x4_t vqrdmlahq_s32( int32x4_t a, int32x4_t b, int32x4_t c)</code>	a -> Vd.4S b -> Vn.4S c -> Vm.4S	SQRDMLAH Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	A64
<code>int16x4_t vqrdmlsh_s16( int16x4_t a, int16x4_t b, int16x4_t c)</code>	a -> Vd.4H b -> Vn.4H c -> Vm.4H	SQRDMLSH Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
<code>int32x2_t vqrdmlsh_s32( int32x2_t a, int32x2_t b, int32x2_t c)</code>	a -> Vd.2S b -> Vn.2S c -> Vm.2S	SQRDMLSH Vd.2S,Vn.2S,Vm.2S	Vd.2S -> result	A64
<code>int16x8_t vqrdmlshq_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	a -> Vd.8H b -> Vn.8H c -> Vm.8H	SQRDMLSH Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
<code>int32x4_t vqrdmlshq_s32( int32x4_t a, int32x4_t b, int32x4_t c)</code>	a -> Vd.4S b -> Vn.4S c -> Vm.4S	SQRDMLSH Vd.4S,Vn.4S,Vm.4S	Vd.4S -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16_t vqrdmlahh_s16( int16_t a, int16_t b, int16_t c)</code>	a -> Hd b -> Hn c -> Hm	SQRDMLSH Hd, Hn, Hm	Hd -> result	A64
<code>int32_t vqrdmlahs_s32( int32_t a, int32_t b, int32_t c)</code>	a -> Sd b -> Sn c -> Sm	SQRDMLSH Sd, Sn, Sm	Sd -> result	A64
<code>int16_t vqrdmlshh_s16( int16_t a, int16_t b, int16_t c)</code>	a -> Hd b -> Hn c -> Hm	SQRDMLSH Hd, Hn, Hm	Hd -> result	A64
<code>int32_t vqrdmlshs_s32( int32_t a, int32_t b, int32_t c)</code>	a -> Sd b -> Sn c -> Sm	SQRDMLSH Sd, Sn, Sm	Sd -> result	A64

#### 2.4.1.1.2 Saturating multiply-accumulate by element

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int16x4_t vqrdmlah_lane_s16( int16x4_t a, int16x4_t b, int16x4_t v, const int lane)</code>	a -> Vd.4H b -> Vn.4H v -> Vm.4H 0 <= lane <= 3	SQRDMLAH Vd.4H, Vn.4H, Vm.H[lane]	Vd.4H -> result	A64
<code>int16x8_t vqrdmlahq_lane_s16( int16x8_t a, int16x8_t b, int16x4_t v, const int lane)</code>	a -> Vd.8H b -> Vn.8H v -> Vm.4H 0 <= lane <= 3	SQRDMLAH Vd.8H, Vn.8H, Vm.H[lane]	Vd.8H -> result	A64
<code>int16x4_t vqrdmlah_laneq_s16( int16x4_t a, int16x4_t b, int16x8_t v, const int lane)</code>	a -> Vd.4H b -> Vn.4H v -> Vm.8H 0 <= lane <= 7	SQRDMLAH Vd.4H, Vn.4H, Vm.H[lane]	Vd.4H -> result	A64
<code>int16x8_t vqrdmlahq_laneq_s16( int16x8_t a, int16x8_t b, int16x8_t v, const int lane)</code>	a -> Vd.4H b -> Vn.4H v -> Vm.8H 0 <= lane <= 7	SQRDMLAH Vd.8H, Vn.8H, Vm.H[lane]	Vd.8H -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x2_t vqrdmlah_lane_s32(     int32x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vqrdmlahq_lane_s32(     int32x4_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int32x2_t vqrdmlah_laneq_s32(     int32x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vqrdmlahq_laneq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int16x4_t vqrdmlsh_lane_s16(     int16x4_t a,     int16x4_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>int16x8_t vqrdmlshq_lane_s16(     int16x8_t a,     int16x8_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>int16x4_t vqrdmlsh_laneq_s16(     int16x4_t a,     int16x4_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>int16x8_t vqrdmlshq_laneq_s16(     int16x8_t a,     int16x8_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x2_t vqrdmlsh_lane_s32(     int32x2_t a,     int32x2_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLSH Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vqrdmlshq_lane_s32(     int32x4_t a,     int32x4_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4S b -&gt; Vn.4S v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLSH Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int32x2_t vqrdmlsh_laneq_s32(     int32x2_t a,     int32x2_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Vd.2S,Vn.2S,Vm.S[lane]</pre>	<pre>Vd.2S -&gt; result</pre>	A64
<pre>int32x4_t vqrdmlshq_laneq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.2S b -&gt; Vn.2S v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Vd.4S,Vn.4S,Vm.S[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A64
<pre>int16_t vqrdmlahh_lane_s16(     int16_t a,     int16_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLAH Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>int16_t vqrdmlahh_laneq_s16(     int16_t a,     int16_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQRDMLAH Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>int32_t vqrdmlahs_lane_s32(     int32_t a,     int32_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLAH Sd,Sn,Vm.S[lane]</pre>	<pre>Sd -&gt; result</pre>	A64
<pre>int32_t vqrdmlahs_laneq_s32(     int32_t a,     int32_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLAH Sd,Sn,Vm.S[lane]</pre>	<pre>Sd -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int16_t vqrdmlshh_lane_s16(     int16_t a,     int16_t b,     int16x4_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>int16_t vqrdmlshh_laneq_s16(     int16_t a,     int16_t b,     int16x8_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>SQRDMLSH Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>int32_t vqrdmlshs_lane_s32(     int32_t a,     int32_t b,     int32x2_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Sn v -&gt; Vm.2S 0 &lt;= lane &lt;= 1</pre>	<pre>SQRDMLSH Sd,Sn,Vm.S[lane]</pre>	<pre>Sd -&gt; result</pre>	A64
<pre>int32_t vqrdmlshs_laneq_s32(     int32_t a,     int32_t b,     int32x4_t v,     const int lane)</pre>	<pre>a -&gt; Sd b -&gt; Sn v -&gt; Vm.4S 0 &lt;= lane &lt;= 3</pre>	<pre>SQRDMLSH Sd,Sn,Vm.S[lane]</pre>	<pre>Sd -&gt; result</pre>	A64

## 2.5 fp16 scalar intrinsics (available through <arm\_fp16.h> from ARMv8.2-A)

### 2.5.1 Vector arithmetic

#### 2.5.1.1 Absolute

##### 2.5.1.1.1 Absolute value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vabsh_f16(float16_t a)</pre>	<pre>a -&gt; Hn</pre>	<pre>FABS Hd,Hn</pre>	<pre>Hd -&gt; result</pre>	A32/A64

##### 2.5.1.1.2 Absolute difference

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vabdh_f16(     float16_t a,     float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FABD (scalar) Hd,Hn,Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.1.2 Reciprocal

#### 2.5.1.2.1 Reciprocal estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vrecpeh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRECPE Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vrecpxh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRECPIX Hd,Hn</code>	<code>Hd -&gt; result</code>	A64

#### 2.5.1.2.2 Reciprocal square-root estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vrsqrteh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRSQRTE Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vrsqrtsh_f16( float16_t a, float16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>FRSQRTS Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64

#### 2.5.1.2.3 Reciprocal step

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vrecpsh_f16( float16_t a, float16_t b)</code>	<code>a -&gt; Hn b -&gt; Hm</code>	<code>FRECPS Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64

### 2.5.1.3 Rounding

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vrndh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTZ Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndah_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTA Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndih_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTI Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndmh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTM Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndnh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTN Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndph_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTP Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vrndxh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FRINTX Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.4 Square root

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vsqrth_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FSQRT Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.5 Add

#### 2.5.1.5.1 Addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vaddh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FADD Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.6 Division

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vdivh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FDIV Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.7 Maximum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vmaxh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FMAX Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vmaxnmh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FMAXNM Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.8 Minimum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vminh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FMIN Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vminnmh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FMINNM Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.5.1.9 Multiply

#### 2.5.1.9.1 Multiplication

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vmulh_f16(     float16_t a,     float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	FMUL Hd, Hn, Hm	Hd -> result	A32/A64

#### 2.5.1.9.2 Multiply extended

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vmulxh_f16(     float16_t a,     float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	FMULX Hd, Hn, Hm	Hd -> result	A64

#### 2.5.1.9.3 Fused multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vfмах_f16(     float16_t a,     float16_t b,     float16_t c)</pre>	<pre>b -&gt; Hn c -&gt; Hm a -&gt; Ha</pre>	FMADD Hd, Hn, Hm, Ha	Hd -> result	A32/A64
<pre>float16_t vfmsһ_f16(     float16_t a,     float16_t b,     float16_t c)</pre>	<pre>b -&gt; Hn c -&gt; Hm a -&gt; Ha</pre>	FMSUB Hd, Hn, Hm, Ha	Hd -> result	A32/A64

### 2.5.1.10 Subtract

#### 2.5.1.10.1 Subtraction

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16_t vsubh_f16(     float16_t a,     float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	FSUB Hd, Hn, Hm	Hd -> result	A32/A64

## 2.5.2 Compare

### 2.5.2.1 Bitwise equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vceqzh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCMEQ Hd,Hn,#0</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.2 Greater than or equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcgezh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCMGE Hd,Hn,#0</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.3 Greater than zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcgtzh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCMGT Hd,Hn,#0</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.4 Less than or equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vclezh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCMLE Hd,Hn,#0</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.5 Less than zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcltzh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCMLT Hd,Hn,#0</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.6 Absolute greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcageh_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FACGE Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.7 Absolute greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcagth_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	<code>FACGT Hd,Hn,Hm</code>	<code>Hd -&gt; result</code>	A64

### 2.5.2.8 Absolute less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vcaleh_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FACGE Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.9 Absolute less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vcalth_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FACGT Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.10 Equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vceqh_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FCMEQ Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.11 Greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vcgeh_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FCMGE Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.12 Greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vcgth_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FCMGT Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.13 Less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint16_t vcleh_f16( float16_t a, float16_t b)</pre>	<pre>a -&gt; Hn b -&gt; Hm</pre>	<pre>FCMGE Hd, Hn, Hm</pre>	<pre>Hd -&gt; result</pre>	A64

### 2.5.2.14 Less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vclth_f16(float16_t a, float16_t b)</code>	<code>a -&gt; Hn</code> <code>b -&gt; Hm</code>	FCMGT Hd, Hn, Hm	Hd -> result	A64

## 2.5.3 Data type conversion

### 2.5.3.1 Conversions

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vcvth_f16_s16(int16_t a)</code>	<code>a -&gt; Hn</code>	SCVTF Hd, Hn	Hd -> result	A64
<code>float16_t vcvth_f16_s32(int32_t a)</code>	<code>a -&gt; Hn</code>	SCVTF Hd, Hn	Hd -> result	A32/A64
<code>float16_t vcvth_f16_s64(int64_t a)</code>	<code>a -&gt; Hn</code>	SCVTF Hd, Hn	Hd -> result	A64
<code>float16_t vcvth_f16_u16(uint16_t a)</code>	<code>a -&gt; Hn</code>	UCVTF Hd, Hn	Hd -> result	A64
<code>float16_t vcvth_f16_u32(uint32_t a)</code>	<code>a -&gt; Hn</code>	UCVTF Hd, Hn	Hd -> result	A32/A64
<code>float16_t vcvth_f16_u64(uint64_t a)</code>	<code>a -&gt; Hn</code>	UCVTF Hd, Hn	Hd -> result	A64
<code>int16_t vcvth_s16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZS Hd, Hn	Hd -> result	A64
<code>int32_t vcvth_s32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZS Hd, Hn	Hd -> result	A32/A64
<code>int64_t vcvth_s64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZS Hd, Hn	Hd -> result	A64
<code>uint16_t vcvth_u16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZU Hd, Hn	Hd -> result	A64
<code>uint32_t vcvth_u32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZU Hd, Hn	Hd -> result	A32/A64
<code>uint64_t vcvth_u64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTZU Hd, Hn	Hd -> result	A64
<code>int16_t vcvtah_s16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTAS Hd, Hn	Hd -> result	A64
<code>int32_t vcvtah_s32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTAS Hd, Hn	Hd -> result	A32/A64
<code>int64_t vcvtah_s64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	FCVTAS Hd, Hn	Hd -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16_t vcvtah_u16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTAU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vcvtah_u32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTAU Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>uint64_t vcvtah_u64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTAU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vcvtmh_s16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vcvtmh_s32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMS Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>int64_t vcvtmh_s64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vcvtmh_u16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vcvtmh_u32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMU Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>uint64_t vcvtmh_u64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTMU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vcvtnh_s16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vcvtnh_s32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNS Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>int64_t vcvtnh_s64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vcvtnh_u16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vcvtnh_u32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNU Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>uint64_t vcvtnh_u64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTNU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vcvtph_s16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vcvtph_s32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPS Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>int64_t vcvtph_s64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPS Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vcvtph_u16_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vcvtph_u32_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPU Hd,Hn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>uint64_t vcvtph_u64_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FCVTPU Hd,Hn</code>	<code>Hd -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vcvth_n_f16_s16(   int16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>SCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vcvth_n_f16_s32(   int32_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>SCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vcvth_n_f16_s64(   int64_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>SCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vcvth_n_f16_u16(   uint16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>UCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vcvth_n_f16_u32(   uint32_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>UCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float16_t vcvth_n_f16_u64(   uint64_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>UCVTF Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>int16_t vcvth_n_s16_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZS Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>int32_t vcvth_n_s32_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZS Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A32/A64
<code>int64_t vcvth_n_s64_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZS Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint16_t vcvth_n_u16_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZU Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64
<code>uint32_t vcvth_n_u32_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZU Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A32/A64
<code>uint64_t vcvth_n_u64_f16(   float16_t a,   const int n)</code>	<code>a -&gt; Hn 1 &lt;= n &lt;= 16</code>	<code>FCVTZU Hd,Hn,#n</code>	<code>Hd -&gt; result</code>	A64

## 2.5.4 Logical

### 2.5.4.1 Negate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16_t vnegh_f16(float16_t a)</code>	<code>a -&gt; Hn</code>	<code>FNEG Hd, Hn</code>	<code>Hd -&gt; result</code>	A32/A64

## 2.6 fp16 vector intrinsics (from ARMv8.2-A)

### 2.6.1 Vector arithmetic

#### 2.6.1.1 Absolute

##### 2.6.1.1.1 Absolute value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vabs_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FABS Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vabsq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FABS Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

##### 2.6.1.1.2 Absolute difference

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vabd_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FABD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vabdq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FABD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

#### 2.6.1.2 Reciprocal

##### 2.6.1.2.1 Reciprocal estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vrecpe_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRECPE Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrecpeq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRECPE Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.1.2.2 Reciprocal square-root estimate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vrsqrte_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRSQRTE Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrsqrteq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRSQRTE Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrsqrts_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FRSQRTS Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrsqrtsq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FRSQRTS Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.1.2.3 Reciprocal step

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vrecps_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FRECPS Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrecpsq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FRECPS Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.1.3 Rounding

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vrnd_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTZ Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrndq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTZ Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrnda_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTA Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrndaq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTA Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrndi_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTI Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vrndiq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTI Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vrndm_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTM Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vrndmq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTM Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrndn_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTN Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrndnq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTN Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrndp_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTP Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrndpq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTP Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vrndx_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FRINTX Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vrndxq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FRINTX Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

#### 2.6.1.4 Square root

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vsqrt_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FSQRT Vd.4H, Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vsqrtq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FSQRT Vd.8H, Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A64

#### 2.6.1.5 Add

##### 2.6.1.5.1 Addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vadd_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FADD Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vaddq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FADD Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

##### 2.6.1.6 Division

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vdiv_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FDIV Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x8_t vdivq_f16(float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FDIV Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A64

### 2.6.1.7 Maximum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vmax_f16(float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMAX Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A32/A64
float16x8_t vmaxq_f16(float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMAX Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A32/A64
float16x4_t vmaxnm_f16(float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMAXNM Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A32/A64
float16x8_t vmaxnmq_f16(float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMAXNM Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A32/A64
float16_t vmaxv_f16(float16x4_t a)	a -> Vn.4H	FMAXP Hd, Vn.4H	Hd -> result	A64
float16_t vmaxvq_f16(float16x8_t a)	a -> Vn.8H	FMAXP Hd, Vn.8H	Hd -> result	A64
float16_t vmaxnmv_f16(float16x4_t a)	a -> Vn.4H	FMAXNMP Hd, Vn.4H	Hd -> result	A64
float16_t vmaxnmvq_f16(float16x8_t a)	a -> Vn.8H	FMAXNMP Hd, Vn.8H	Hd -> result	A64

### 2.6.1.8 Minimum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vmin_f16(float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMIN Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A32/A64
float16x8_t vminq_f16(float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMIN Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vminnm_f16(float16x4_t a, float16x4_t b)</code>	a -> Vn.4H b -> Vm.4H	FMINNM Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A32/A64
<code>float16x8_t vminnmq_f16(float16x8_t a, float16x8_t b)</code>	a -> Vn.8H b -> Vm.8H	FMINNM Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A32/A64
<code>float16_t vminv_f16(float16x4_t a)</code>	a -> Vn.4H	FMINP Hd, Vn.4H	Hd -> result	A64
<code>float16_t vminvq_f16(float16x8_t a)</code>	a -> Vn.8H	FMINP Hd, Vn.8H	Hd -> result	A64
<code>float16_t vminnmv_f16(float16x4_t a)</code>	a -> Vn.4H	FMINNMP Hd, Vn.4H	Hd -> result	A64
<code>float16_t vminnmvq_f16(float16x8_t a)</code>	a -> Vn.8H	FMINNMP Hd, Vn.8H	Hd -> result	A64

## 2.6.1.9 Multiply

### 2.6.1.9.1 Multiplication

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vmul_f16(float16x4_t a, float16x4_t b)</code>	a -> Vn.4H b -> Vm.4H	FMUL Vd.4H, Vn.4H, Vm.4H	Vd.4H -> result	A32/A64
<code>float16x8_t vmulq_f16(float16x8_t a, float16x8_t b)</code>	a -> Vn.8H b -> Vm.8H	FMUL Vd.8H, Vn.8H, Vm.8H	Vd.8H -> result	A32/A64
<code>float16x4_t vmul_lane_f16(float16x4_t a, float16x4_t v, const int lane)</code>	a -> Vn.4H v -> Vm.4H 0 <= lane <= 3	FMUL Vd.4H, Vn.4H, Vm.H[lane]	Vd.4H -> result	A32/A64
<code>float16x8_t vmulq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</code>	a -> Vn.8H v -> Vm.4H 0 <= lane <= 3	FMUL Vd.8H, Vn.8H, Vm.H[lane]	Vd.8H -> result	A32/A64
<code>float16x4_t vmul_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</code>	a -> Vn.4H v -> Vm.8H 0 <= lane <= 7	FMUL Vd.4H, Vn.4H, Vm.H[lane]	Vd.4H -> result	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vmulq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMUL Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vmul_n_f16(float16x4_t a, float16_t n)</code>	<code>n -&gt; Vm.H[0] a -&gt; Vn.4H</code>	<code>FMUL Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vmulq_n_f16(float16x8_t a, float16_t n)</code>	<code>n -&gt; Vm.H[0] a -&gt; Vn.8H</code>	<code>FMUL Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16_t vmulh_lane_f16(float16_t a, float16x4_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMUL Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vmulh_laneq_f16(float16_t a, float16x8_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMUL Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64

### 2.6.1.9.2 Multiply extended

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vmulx_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FMULX Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vmulxq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FMULX Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vmulx_lane_f16(float16x4_t a, float16x4_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMULX Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vmulxq_lane_f16(float16x8_t a, float16x4_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMULX Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vmulx_laneq_f16(float16x4_t a, float16x8_t v, const int lane)</code>	<code>a -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMULX Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vmulxq_laneq_f16(float16x8_t a, float16x8_t v, const int lane)</code>	<code>a -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMULX Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vmulx_n_f16(float16x4_t a, float16_t n)</code>	<code>n -&gt; Vm.H[0] a -&gt; Vn.4H</code>	<code>FMULX Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vmulxq_n_f16(float16x8_t a, float16_t n)</code>	<code>n -&gt; Vm.H[0] a -&gt; Vn.8H</code>	<code>FMULX Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16_t vmulxh_lane_f16(float16_t a, float16x4_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMULX Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vmulxh_laneq_f16(float16_t a, float16x8_t v, const int lane)</code>	<code>a -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMULX Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64

### 2.6.1.9.3 Fused multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vfma_f16(float16x4_t a, float16x4_t b, float16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>FMLA Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vfmaq_f16(float16x8_t a, float16x8_t b, float16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>FMLA Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vfms_f16(float16x4_t a, float16x4_t b, float16x4_t c)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H c -&gt; Vm.4H</code>	<code>FMLS Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vfmsq_f16(float16x8_t a, float16x8_t b, float16x8_t c)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H c -&gt; Vm.8H</code>	<code>FMLS Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float16x4_t vfma_lane_f16(     float16x4_t a,     float16x4_t b,     float16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>FMLA Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>float16x8_t vfmaq_lane_f16(     float16x8_t a,     float16x8_t b,     float16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>FMLA Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>float16x4_t vfma_laneq_f16(     float16x4_t a,     float16x4_t b,     float16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>FMLA Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>float16x8_t vfmaq_laneq_f16(     float16x8_t a,     float16x8_t b,     float16x8_t v,     const int lane)</pre>	<pre>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>FMLA Vd.8H,Vn.8H,Vm.H[lane]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>float16x4_t vfma_n_f16(     float16x4_t a,     float16x4_t b,     float16_t n)</pre>	<pre>n -&gt; Vm.H[0] b -&gt; Vn.4H a -&gt; Vd.4H</pre>	<pre>FMLA Vd.4H,Vn.4H,Vm.H[0]</pre>	<pre>Vd.4H -&gt; result</pre>	A64
<pre>float16x8_t vfmaq_n_f16(     float16x8_t a,     float16x8_t b,     float16_t n)</pre>	<pre>n -&gt; Vm.H[0] b -&gt; Vn.8H a -&gt; Vd.8H</pre>	<pre>FMLA Vd.8H,Vn.8H,Vm.H[0]</pre>	<pre>Vd.8H -&gt; result</pre>	A64
<pre>float16_t vfma_lane_f16(     float16_t a,     float16_t b,     float16x4_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>FMLA Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>float16_t vfma_laneq_f16(     float16_t a,     float16_t b,     float16x8_t v,     const int lane)</pre>	<pre>a -&gt; Hd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	<pre>FMLA Hd,Hn,Vm.H[lane]</pre>	<pre>Hd -&gt; result</pre>	A64
<pre>float16x4_t vfms_lane_f16(     float16x4_t a,     float16x4_t b,     float16x4_t v,     const int lane)</pre>	<pre>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	<pre>FMLS Vd.4H,Vn.4H,Vm.H[lane]</pre>	<pre>Vd.4H -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x8_t vfmsq_lane_f16( float16x8_t a, float16x8_t b, float16x4_t v, const int lane)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMLS Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vfms_laneq_f16( float16x4_t a, float16x4_t b, float16x8_t v, const int lane)</code>	<code>a -&gt; Vd.4H b -&gt; Vn.4H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMLS Vd.4H,Vn.4H,Vm.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vfmsq_laneq_f16( float16x8_t a, float16x8_t b, float16x8_t v, const int lane)</code>	<code>a -&gt; Vd.8H b -&gt; Vn.8H v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMLS Vd.8H,Vn.8H,Vm.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vfms_n_f16( float16x4_t a, float16x4_t b, float16_t n)</code>	<code>n -&gt; Vm.H[0] b -&gt; Vn.4H a -&gt; Vd.4H</code>	<code>FMLS Vd.4H,Vn.4H,Vm.H[0]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vfmsq_n_f16( float16x8_t a, float16x8_t b, float16_t n)</code>	<code>n -&gt; Vm.H[0] b -&gt; Vn.8H a -&gt; Vd.8H</code>	<code>FMLS Vd.8H,Vn.8H,Vm.H[0]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16_t vfms_lane_f16( float16_t a, float16_t b, float16x4_t v, const int lane)</code>	<code>a -&gt; Hd b -&gt; Hn v -&gt; Vm.4H 0 &lt;= lane &lt;= 3</code>	<code>FMLS Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vfms_laneq_f16( float16_t a, float16_t b, float16x8_t v, const int lane)</code>	<code>a -&gt; Hd b -&gt; Hn v -&gt; Vm.8H 0 &lt;= lane &lt;= 7</code>	<code>FMLS Hd,Hn,Vm.H[lane]</code>	<code>Hd -&gt; result</code>	A64

## 2.6.1.10 Pairwise arithmetic

### 2.6.1.10.1 Pairwise addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vpadd_f16( float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FADDP Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x8_t vpadddq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FADDP Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64

### 2.6.1.10.2 Pairwise maximum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vpmx_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMAXP Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A32/A64
float16x8_t vpmxq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMAXP Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
float16x4_t vpmxnm_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMAXNMP Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
float16x8_t vpmxnmq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMAXNMP Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64

### 2.6.1.10.3 Pairwise minimum

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vpmi_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMINP Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A32/A64
float16x8_t vpminq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMINP Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
float16x4_t vpmi_nm_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FMINNMP Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
float16x8_t vpmi_nmq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FMINNMP Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64

### 2.6.1.11 Subtract

#### 2.6.1.11.1 Subtraction

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vsub_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FSUB Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vsubq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FSUB Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

## 2.6.2 Compare

### 2.6.2.1 Bitwise equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vceqz_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCMEQ Vd.4H, Vn.4H, #0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vceqzq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCMEQ Vd.8H, Vn.8H, #0</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.2 Greater than or equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcgez_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCMGE Vd.4H, Vn.4H, #0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcgezq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCMGE Vd.8H, Vn.8H, #0</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.3 Greater than zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcgtz_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCMGT Vd.4H, Vn.4H, #0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcgtzq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCMGT Vd.8H, Vn.8H, #0</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.4 Less than or equal to zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vclez_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCMLE Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vclezq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCMLE Vd.8H,Vn.8H,#0</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.5 Less than zero

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcltz_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FCMLT Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcltzq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FCMLT Vd.8H,Vn.8H,#0</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.6 Absolute greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcage_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FACGE Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcageq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FACGE Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.7 Absolute greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcagt_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FACGT Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcagtq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H</code> <code>b -&gt; Vm.8H</code>	<code>FACGT Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.8 Absolute less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcale_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H</code> <code>b -&gt; Vm.4H</code>	<code>FACGE Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x8_t vcaleq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FACGE Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.9 Absolute less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcalt_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FACGT Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcaltq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FACGT Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.10 Equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vceq_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FCMEQ Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vceqq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FCMEQ Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.11 Greater than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcge_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FCMGE Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcgeq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FCMGE Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.12 Greater than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcgf_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FCMGT Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcgf_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FCMGT Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.13 Less than or equal to

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vcle_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FCMGE Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcleq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FCMGE Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.6.2.14 Less than

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint16x4_t vclt_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>FCMGT Vd.4H,Vn.4H,Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcltq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>FCMGT Vd.8H,Vn.8H,Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

## 2.6.3 Data type conversion

### 2.6.3.1 Conversions

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vcvt_f16_s16(int16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>SCVTF Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vcvtq_f16_s16(int16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SCVTF Vd.8H,Vn.8H,#0</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vcvt_f16_u16(uint16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>UCVTF Vd.4H,Vn.4H,#0</code>	<code>Vd.4H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x8_t vcvttq_f16_u16(uint16x8_t a)	a -> Vn.8H	UCVTF Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
int16x4_t vcvts16_f16(float16x4_t a)	a -> Vn.4H	FCVTZS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
int16x8_t vcvttq_s16_f16(float16x8_t a)	a -> Vn.8H	FCVTZS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
uint16x4_t vcvtu16_f16(float16x4_t a)	a -> Vn.4H	FCVTZS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
uint16x8_t vcvttq_u16_f16(float16x8_t a)	a -> Vn.8H	FCVTZS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
int16x4_t vcvta_s16_f16(float16x4_t a)	a -> Vn.4H	FCVTAS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
int16x8_t vcvtaq_s16_f16(float16x8_t a)	a -> Vn.8H	FCVTAS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
uint16x4_t vcvta_u16_f16(float16x4_t a)	a -> Vn.4H	FCVTAU Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
uint16x8_t vcvtaq_u16_f16(float16x8_t a)	a -> Vn.8H	FCVTAU Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
int16x4_t vcvtm_s16_f16(float16x4_t a)	a -> Vn.4H	FCVTMS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
int16x8_t vcvtmq_s16_f16(float16x8_t a)	a -> Vn.8H	FCVTMS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
uint16x4_t vcvtm_u16_f16(float16x4_t a)	a -> Vn.4H	FCVTMU Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
uint16x8_t vcvtmq_u16_f16(float16x8_t a)	a -> Vn.8H	FCVTMU Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
int16x4_t vcvtn_s16_f16(float16x4_t a)	a -> Vn.4H	FCVTNS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
int16x8_t vcvtnq_s16_f16(float16x8_t a)	a -> Vn.8H	FCVTNS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
uint16x4_t vcvtn_u16_f16(float16x4_t a)	a -> Vn.4H	FCVTNU Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
uint16x8_t vcvtnq_u16_f16(float16x8_t a)	a -> Vn.8H	FCVTNU Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
int16x4_t vcvtp_s16_f16(float16x4_t a)	a -> Vn.4H	FCVTPS Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
int16x8_t vcvtpq_s16_f16(float16x8_t a)	a -> Vn.8H	FCVTPS Vd.8H,Vn.8H	Vd.8H -> result	A32/A64
uint16x4_t vcvtp_u16_f16(float16x4_t a)	a -> Vn.4H	FCVTPU Vd.4H,Vn.4H	Vd.4H -> result	A32/A64
uint16x8_t vcvtpq_u16_f16(float16x8_t a)	a -> Vn.8H	FCVTPU Vd.8H,Vn.8H	Vd.8H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vcvtn_f16_s16( int16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>SCVTF Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vcvtq_n_f16_s16( int16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>SCVTF Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float16x4_t vcvtn_f16_u16( uint16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>UCVTF Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vcvtq_n_f16_u16( uint16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>UCVTF Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>int16x4_t vcvtn_s16_f16( float16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>FCVTZS Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>int16x8_t vcvtq_n_s16_f16( float16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>FCVTZS Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>uint16x4_t vcvtn_u16_f16( float16x4_t a, const int n)</code>	<code>a -&gt; Vn.4H 1 &lt;= n &lt;= 16</code>	<code>FCVTZU Vd.4H,Vn.4H,#n</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint16x8_t vcvtq_n_u16_f16( float16x8_t a, const int n)</code>	<code>a -&gt; Vn.8H 1 &lt;= n &lt;= 16</code>	<code>FCVTZU Vd.8H,Vn.8H,#n</code>	<code>Vd.8H -&gt; result</code>	A32/A64

## 2.6.4 Logical

### 2.6.4.1 Negate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vneg_f16(float16x4_t a)</code>	<code>a -&gt; Vn.4H</code>	<code>FNEG Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x8_t vnegq_f16(float16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>FNEG Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	A32/A64

## 2.7 Additional intrinsics added in ACLE 3.0 for data processing (Always available)

### 2.7.1 Bit manipulation

#### 2.7.1.1 Bitwise select

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vbsl_f16( uint16x4_t a, float16x4_t b, float16x4_t c)	a -> Vd.8B b -> Vn.8B c -> Vm.8B	BSL Vd.8B,Vn.8B,Vm.8B	Vd.8B -> result	v7/A32/A64
float16x8_t vbslq_f16( uint16x8_t a, float16x8_t b, float16x8_t c)	a -> Vd.16B b -> Vn.16B c -> Vm.16B	BSL Vd.16B,Vn.16B,Vm.16B	Vd.16B -> result	v7/A32/A64

### 2.7.2 Vector manipulation

#### 2.7.2.1 Zip elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4x2_t vzip_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP1 Vd1.4H,Vn.4H,Vm.4H ZIP2 Vd2.4H,Vn.4H,Vm.4H	Vd1.4H -> result.val[0] Vd2.4H -> result.val[1]	v7/A32/A64
float16x8x2_t vzipq_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP1 Vd1.8H,Vn.8H,Vm.8H ZIP2 Vd2.8H,Vn.8H,Vm.8H	Vd1.8H -> result.val[0] Vd2.8H -> result.val[1]	v7/A32/A64
float16x4_t vzip1_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP1 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
float16x8_t vzip1q_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP1 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64
float16x4_t vzip2_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	ZIP2 Vd.4H,Vn.4H,Vm.4H	Vd.4H -> result	A64
float16x8_t vzip2q_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	ZIP2 Vd.8H,Vn.8H,Vm.8H	Vd.8H -> result	A64

### 2.7.2.2 Unzip elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4x2_t vuzp_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd1.4H, Vn.4H, Vm.4H UZP2 Vd2.4H, Vn.4H, Vm.4H</code>	<code>Vd1.4H -&gt; result.val[0] Vd2.4H -&gt; result.val[1]</code>	v7/A32/A64
<code>float16x8x2_t vuzpq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd1.8H, Vn.8H, Vm.8H UZP2 Vd2.8H, Vn.8H, Vm.8H</code>	<code>Vd1.8H -&gt; result.val[0] Vd2.8H -&gt; result.val[1]</code>	v7/A32/A64
<code>float16x4_t vuzpl_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP1 Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vuzplq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP1 Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16x4_t vuzp2_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>UZP2 Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vuzp2q_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>UZP2 Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64

### 2.7.2.3 Transpose elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4x2_t vtrn_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN1 Vd1.4H, Vn.4H, Vm.4H TRN2 Vd2.4H, Vn.4H, Vm.4H</code>	<code>Vd1.4H -&gt; result.val[0] Vd2.4H -&gt; result.val[1]</code>	v7/A32/A64
<code>float16x8x2_t vtrnq_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN1 Vd1.8H, Vn.8H, Vm.8H TRN2 Vd2.8H, Vn.8H, Vm.8H</code>	<code>Vd1.8H -&gt; result.val[0] Vd2.8H -&gt; result.val[1]</code>	v7/A32/A64
<code>float16x4_t vtrn1_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN1 Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vtrn1q_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN1 Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vtrn2_f16(float16x4_t a, float16x4_t b)</code>	<code>a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>TRN2 Vd.4H, Vn.4H, Vm.4H</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vtrn2q_f16(float16x8_t a, float16x8_t b)</code>	<code>a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>TRN2 Vd.8H, Vn.8H, Vm.8H</code>	<code>Vd.8H -&gt; result</code>	A64

#### 2.7.2.4 Set all lanes to the same value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vdup_n_f16(float16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.4H, rn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vdupq_n_f16(float16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.8H, rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>float16x4_t vdup_lane_f16(float16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4H, Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vdupq_lane_f16(float16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.8H, Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64
<code>float16x4_t vdup_laneq_f16(float16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.4H, Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>float16x8_t vdupq_laneq_f16(float16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8H, Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>float16_t vduph_lane_f16(float16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Hd, Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A64
<code>float16_t vduph_laneq_f16(float16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Hd, Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A64

#### 2.7.2.5 Extract vector from a pair of vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vext_f16(float16x4_t a, float16x4_t b, const int n)</code>	<code>a -&gt; Vn.8B b -&gt; Vm.8B 0 &lt;= n &lt;= 3</code>	<code>EXT Vd.8B,Vn.8B,Vm.8B,#(n&lt;&lt;1)</code>	<code>Vd.8B -&gt; result</code>	v7/A32/A64
<code>float16x8_t vextq_f16(float16x8_t a, float16x8_t b, const int n)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B 0 &lt;= n &lt;= 7</code>	<code>EXT Vd.16B,Vn.16B,Vm.16B,#(n&lt;&lt;1)</code>	<code>Vd.16B -&gt; result</code>	v7/A32/A64

### 2.7.2.6 Reverse elements

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vrev64_f16(float16x4_t vec)</code>	<code>vec -&gt; Vn.4H</code>	<code>REV64 Vd.4H,Vn.4H</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vrev64q_f16(float16x8_t vec)</code>	<code>vec -&gt; Vn.8H</code>	<code>REV64 Vd.8H,Vn.8H</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

## 2.7.3 Move

### 2.7.3.1 Vector move

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float16x4_t vmov_n_f16(float16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.4H,rn</code>	<code>Vd.4H -&gt; result</code>	v7/A32/A64
<code>float16x8_t vmovq_n_f16(float16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.8H,rn</code>	<code>Vd.8H -&gt; result</code>	v7/A32/A64

## 2.8 Dot Product intrinsics added for ARMv8.2-a and newer. Requires the +dotprod architecture extension.

### 2.8.1 Vector arithmetic

#### 2.8.1.1 Dot product

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x2_t vdot_u32(uint32x2_t r, uint8x8_t a, uint8x8_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>UDOT Vd.2S,Vn.8B,Vm.8B</code>	<code>Vd.2S -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vdot_s32( int32x2_t r, int8x8_t a, int8x8_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>SDOT Vd.2S,Vn.8B,Vm.8B</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>uint32x4_t vdotq_u32( uint32x4_t r, uint8x16_t a, uint8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UDOT Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>int32x4_t vdotq_s32( int32x4_t r, int8x16_t a, int8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SDOT Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint32x2_t vdot_lane_u32( uint32x2_t r, uint8x8_t a, uint8x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>int32x2_t vdot_lane_s32( int32x2_t r, int8x8_t a, int8x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>uint32x4_t vdotq_laneq_u32( uint32x4_t r, uint8x16_t a, uint8x16_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int32x4_t vdotq_laneq_s32( int32x4_t r, int8x16_t a, int8x16_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x2_t vdot_laneq_u32( uint32x2_t r, uint8x8_t a, uint8x16_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>UDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x2_t vdot_laneq_s32( int32x2_t r, int8x8_t a, int8x16_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>SDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vdotq_lane_u32(     uint32x4_t r,     uint8x16_t a,     uint8x8_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</pre>	<pre>UDOT Vd.4S,Vn.16B,Vm.4B[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64
<pre>int32x4_t vdotq_lane_s32(     int32x4_t r,     int8x16_t a,     int8x8_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</pre>	<pre>SDOT Vd.4S,Vn.16B,Vm.4B[lane]</pre>	<pre>Vd.4S -&gt; result</pre>	A32/A64

## 2.9 Armv8.4-a intrinsics.

### 2.9.1 Cryptography

#### 2.9.1.1 SHA512

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint64x2_t vsha512hq_u64(     uint64x2_t hash_ed,     uint64x2_t hash_gf,     uint64x2_t kwh_kwh2)</pre>	<pre>hash_ed -&gt; Qd hash_gf -&gt; Qn kwh_kwh2 -&gt; Vm.2D</pre>	<pre>SHA512H Qd, Qn, Vm.2D</pre>	<pre>Qd -&gt; result</pre>	A64
<pre>uint64x2_t vsha512h2q_u64(     uint64x2_t sum_ab,     uint64x2_t hash_c_,     uint64x2_t hash_ab)</pre>	<pre>sum_ab -&gt; Qd hash_c_ -&gt; Qn hash_ab -&gt; Vm.2D</pre>	<pre>SHA512H2 Qd, Qn, Vm.2D</pre>	<pre>Qd -&gt; result</pre>	A64
<pre>uint64x2_t vsha512su0q_u64(     uint64x2_t w0_1,     uint64x2_t w2_)</pre>	<pre>w0_1 -&gt; Vd.2D w2_ -&gt; Vn.2D</pre>	<pre>SHA512SU0 Vd.2D, Vn.2D</pre>	<pre>Vd.2D -&gt; result</pre>	A64
<pre>uint64x2_t vsha512sulq_u64(     uint64x2_t s01_s02,     uint64x2_t w14_15,     uint64x2_t w9_10)</pre>	<pre>s01_s02 -&gt; Vd.2D w14_15 -&gt; Vn.2D w9_10 -&gt; Vm.2D</pre>	<pre>SHA512SU1 Vd.2D, Vn.2D, Vm.2D</pre>	<pre>Vd.2D -&gt; result</pre>	A64

#### 2.9.1.2 SM3

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>uint32x4_t vsm3ss1q_u32(     uint32x4_t a,     uint32x4_t b,     uint32x4_t c)</pre>	<pre>a -&gt; Vn.4S b -&gt; Vm.4S c -&gt; Va.4S</pre>	<pre>SM3SS1 Vd.4S, Vn.4S, Vm.4S, Va.4S</pre>	<pre>Vd.4S -&gt; result</pre>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vsm3tt1aq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c, __builtin_constant_p (imm2))</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S 0 &lt;= imm2 &lt;= 3</code>	<code>SM3TT1A Vd.4S, Vn.4S, Vm.4S[imm2]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm3tt1bq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c, __builtin_constant_p (imm2))</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S 0 &lt;= imm2 &lt;= 3</code>	<code>SM3TT1B Vd.4S, Vn.4S, Vm.4S[imm2]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm3tt2aq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c, __builtin_constant_p (imm2))</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S 0 &lt;= imm2 &lt;= 3</code>	<code>SM3TT2A Vd.4S, Vn.4S, Vm.4S[imm2]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm3tt2bq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c, __builtin_constant_p (imm2))</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S 0 &lt;= imm2 &lt;= 3</code>	<code>SM3TT2B Vd.4S, Vn.4S, Vm.4S[imm2]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm3partw1q_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SM3PARTW1 Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm3partw2q_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S c -&gt; Vm.4S</code>	<code>SM3PARTW2 Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64

### 2.9.1.3 SM4

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint32x4_t vsm4eq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vd.4S b -&gt; Vn.4S</code>	<code>SM4E Vd.4S, Vn.4S</code>	<code>Vd.4S -&gt; result</code>	A64
<code>uint32x4_t vsm4ekeyq_u32( uint32x4_t a, uint32x4_t b)</code>	<code>a -&gt; Vn.4S b -&gt; Vm.4S</code>	<code>SM4EKEY Vd.4S, Vn.4S, Vm.4S</code>	<code>Vd.4S -&gt; result</code>	A64

## 2.9.2 Logical

### 2.9.2.1 Exclusive OR

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t veor3q_u8( uint8x16_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t veor3q_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint32x4_t veor3q_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint64x2_t veor3q_u64( uint64x2_t a, uint64x2_t b, uint64x2_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x16_t veor3q_s8( int8x16_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t veor3q_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int32x4_t veor3q_s32( int32x4_t a, int32x4_t b, int32x4_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int64x2_t veor3q_s64( int64x2_t a, int64x2_t b, int64x2_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64

### 2.9.2.2 Rotate and exclusive OR

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vraxlq_u64( uint64x2_t a, uint64x2_t b)</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D</code>	<code>RAXL Vd.2D, Vn.2D, Vm.2D</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.9.2.3 Exclusive OR and rotate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint64x2_t vxarq_u64( uint64x2_t a, uint64x2_t b, __builtin_constant_p (imm6))</code>	<code>a -&gt; Vn.2D b -&gt; Vm.2D 0 &lt;= imm6 &lt;= 63</code>	<code>XAR Vd.2D, Vn.2D, Vm.2D, imm6</code>	<code>Vd.2D -&gt; result</code>	A64

### 2.9.2.4 Bit clear and exclusive OR

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>uint8x16_t vbcaxq_u8( uint8x16_t a, uint8x16_t b, uint8x16_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint16x8_t vbcaxq_u16( uint16x8_t a, uint16x8_t b, uint16x8_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint32x4_t vbcaxq_u32( uint32x4_t a, uint32x4_t b, uint32x4_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>uint64x2_t vbcaxq_u64( uint64x2_t a, uint64x2_t b, uint64x2_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int8x16_t vbcaxq_s8( int8x16_t a, int8x16_t b, int8x16_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64
<code>int16x8_t vbcaxq_s16( int16x8_t a, int16x8_t b, int16x8_t c)</code>	<code>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</code>	<code>BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B</code>	<code>Vd.16B -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>int32x4_t vbcaxq_s32(     int32x4_t a,     int32x4_t b,     int32x4_t c)</pre>	<pre>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</pre>	BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B	Vd.16B -> result	A64
<pre>int64x2_t vbcaxq_s64(     int64x2_t a,     int64x2_t b,     int64x2_t c)</pre>	<pre>a -&gt; Vn.16B b -&gt; Vm.16B c -&gt; Va.16B</pre>	BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B	Vd.16B -> result	A64

## 2.10 FP16 Armv8.4-a

### 2.10.1 Vector arithmetic

#### 2.10.1.1 Multiply

##### 2.10.1.1.1 Fused multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x2_t vfmlal_low_f16(     float32x2_t r,     float16x4_t a,     float16x4_t b)</pre>	<pre>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vd.2H</pre>	FMLAL Vd.2S, Vn.2H, Vm.2H	Vd.2S -> result	A32/A64
<pre>float32x2_t vfmlsl_low_f16(     float32x2_t r,     float16x4_t a,     float16x4_t b)</pre>	<pre>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vd.2H</pre>	FMLSL Vd.2S, Vn.2H, Vm.2H	Vd.2S -> result	A32/A64
<pre>float32x4_t vfmlalq_low_f16(     float32x4_t r,     float16x8_t a,     float16x8_t b)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vd.4H</pre>	FMLAL Vd.4S, Vn.4H, Vm.4H	Vd.4S -> result	A32/A64
<pre>float32x4_t vfmlslq_low_f16(     float32x4_t r,     float16x8_t a,     float16x8_t b)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vd.4H</pre>	FMLSL Vd.4S, Vn.4H, Vm.4H	Vd.4S -> result	A32/A64
<pre>float32x2_t vfmlal_high_f16(     float32x2_t r,     float16x4_t a,     float16x4_t b)</pre>	<pre>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vd.2H</pre>	FMLAL2 Vd.2S, Vn.2H, Vm.2H	Vd.2S -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vfmlsl_high_f16(float32x2_t r, float16x4_t a, float16x4_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vd.2H</code>	<code>FMLSL2 Vd.2S, Vn.2H, Vm.2H</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlalq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vd.4H</code>	<code>FMLAL2 Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlslq_high_f16(float32x4_t r, float16x8_t a, float16x8_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vd.4H</code>	<code>FMLSL2 Vd.4S, Vn.4H, Vm.4H</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlal_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLAL Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlal_laneq_low_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLAL Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlalq_lane_low_f16(float32x4_t r, float16x8_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLAL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlalq_laneq_low_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLAL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlsl_lane_low_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLSL Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlsl_laneq_low_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLSL Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vfmlslq_lane_low_f16(float32x4_t r, float16x8_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLSL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlslq_laneq_low_f16(float32x4_t r, float16x8_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLSL Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlal_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLAL2 Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlsl_lane_high_f16(float32x2_t r, float16x4_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLSL2 Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlalq_lane_high_f16(float32x4_t r, float16x8_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLAL2 Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vfmlslq_lane_high_f16(float32x4_t r, float16x8_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vd.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FMLSL2 Vd.4S, Vn.4H, Vm.H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlal_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLAL2 Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x2_t vfmlsl_laneq_high_f16(float32x2_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vd.2H b -&gt; Vm.H 0 &lt;= lane &lt;= 7</code>	<code>FMLSL2 Vd.2S, Vn.2H, Vm.H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x4_t vfmlalq_laneq_high_f16( float32x4_t r, float16x8_t a, float16x8_t b, const int lane)	r -> Vd.4S a -> Vd.4H b -> Vm.H 0 <= lane <= 7	FMLAL2 Vd.4S, Vn.4H, Vm.H[lane]	Vd.4S -> result	A32/A64
float32x4_t vfmlslq_laneq_high_f16( float32x4_t r, float16x8_t a, float16x8_t b, const int lane)	r -> Vd.4S a -> Vd.4H b -> Vm.H 0 <= lane <= 7	FMLSL2 Vd.4S, Vn.4H, Vm.H[lane]	Vd.4S -> result	A32/A64

## 2.11 Complex operations from Armv8.3-a

### 2.11.1 Complex arithmetic

#### 2.11.1.1 Complex addition

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vcadd_rot90_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FCADD Vd.4H, Vn.4H, Vm.4H, #90	Vd.4H -> result	A32/A64
float32x2_t vcadd_rot90_f32( float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	FCADD Vd.2S, Vn.2S, Vm.2S, #90	Vd.2S -> result	A32/A64
float16x8_t vcaddq_rot90_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FCADD Vd.8H, Vn.8H, Vm.8H, #90	Vd.8H -> result	A32/A64
float32x4_t vcaddq_rot90_f32( float32x4_t a, float32x4_t b)	a -> Vn.4S b -> Vm.4S	FCADD Vd.4S, Vn.4S, Vm.4S, #90	Vd.4S -> result	A32/A64
float64x2_t vcaddq_rot90_f64( float64x2_t a, float64x2_t b)	a -> Vn.2D b -> Vm.2D	FCADD Vd.2D, Vn.2D, Vm.2D, #90	Vd.2D -> result	A64
float16x4_t vcadd_rot270_f16( float16x4_t a, float16x4_t b)	a -> Vn.4H b -> Vm.4H	FCADD Vd.4H, Vn.4H, Vm.4H, #270	Vd.4H -> result	A32/A64
float32x2_t vcadd_rot270_f32( float32x2_t a, float32x2_t b)	a -> Vn.2S b -> Vm.2S	FCADD Vd.2S, Vn.2S, Vm.2S, #270	Vd.2S -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x8_t vcaddq_rot270_f16( float16x8_t a, float16x8_t b)	a -> Vn.8H b -> Vm.8H	FCADD Vd.8H, Vn.8H, Vm.8H, #270	Vd.8H -> result	A32/A64
float32x4_t vcaddq_rot270_f32( float32x4_t a, float32x4_t b)	a -> Vn.4S b -> Vm.4S	FCADD Vd.4S, Vn.4S, Vm.4S, #270	Vd.4S -> result	A32/A64
float64x2_t vcaddq_rot270_f64( float64x2_t a, float64x2_t b)	a -> Vn.2D b -> Vm.2D	FCADD Vd.2D, Vn.2D, Vm.2D, #270	Vd.2D -> result	A64

### 2.11.1.2 Complex multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vcmla_f16( float16x4_t r, float16x4_t a, float16x4_t b)	r -> Vd.4H a -> Vn.4H b -> Vm.4H	FCMLA Vd.4H, Vn.4H, Vm.4H, #0	Vd.4H -> result	A32/A64
float32x2_t vcmla_f32( float32x2_t r, float32x2_t a, float32x2_t b)	r -> Vd.2S a -> Vn.2S b -> Vm.2S	FCMLA Vd.2S, Vn.2S, Vm.2S, #0	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_f16( float16x8_t r, float16x8_t a, float16x8_t b)	r -> Vd.8H a -> Vn.8H b -> Vm.8H	FCMLA Vd.8H, Vn.8H, Vm.8H, #0	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_f32( float32x4_t r, float32x4_t a, float32x4_t b)	r -> Vd.4S a -> Vn.4S b -> Vm.4S	FCMLA Vd.4S, Vn.4S, Vm.4S, #0	Vd.4S -> result	A32/A64
float64x2_t vcmlaq_f64( float64x2_t r, float64x2_t a, float64x2_t b)	r -> Vd.2D a -> Vn.2D b -> Vm.2D	FCMLA Vd.2D, Vn.2D, Vm.2D, #0	Vd.2D -> result	A64
float16x4_t vcmla_rot90_f16( float16x4_t r, float16x4_t a, float16x4_t b)	r -> Vd.4H a -> Vn.4H b -> Vm.4H	FCMLA Vd.4H, Vn.4H, Vm.4H, #90	Vd.4H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x2_t vcmla_rot90_f32( float32x2_t r, float32x2_t a, float32x2_t b)	r -> Vd.2S a -> Vn.2S b -> Vm.2S	FCMLA Vd.2S, Vn.2S, Vm.2S, #90	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_rot90_f16( float16x8_t r, float16x8_t a, float16x8_t b)	r -> Vd.8H a -> Vn.8H b -> Vm.8H	FCMLA Vd.8H, Vn.8H, Vm.8H, #90	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot90_f32( float32x4_t r, float32x4_t a, float32x4_t b)	r -> Vd.4S a -> Vn.4S b -> Vm.4S	FCMLA Vd.4S, Vn.4S, Vm.4S, #90	Vd.4S -> result	A32/A64
float64x2_t vcmlaq_rot90_f64( float64x2_t r, float64x2_t a, float64x2_t b)	r -> Vd.2D a -> Vn.2D b -> Vm.2D	FCMLA Vd.2D, Vn.2D, Vm.2D, #90	Vd.2D -> result	A64
float16x4_t vcmla_rot180_f16( float16x4_t r, float16x4_t a, float16x4_t b)	r -> Vd.4H a -> Vn.4H b -> Vm.4H	FCMLA Vd.4H, Vn.4H, Vm.4H, #180	Vd.4H -> result	A32/A64
float32x2_t vcmla_rot180_f32( float32x2_t r, float32x2_t a, float32x2_t b)	r -> Vd.2S a -> Vn.2S b -> Vm.2S	FCMLA Vd.2S, Vn.2S, Vm.2S, #180	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_rot180_f16( float16x8_t r, float16x8_t a, float16x8_t b)	r -> Vd.8H a -> Vn.8H b -> Vm.8H	FCMLA Vd.8H, Vn.8H, Vm.8H, #180	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot180_f32( float32x4_t r, float32x4_t a, float32x4_t b)	r -> Vd.4S a -> Vn.4S b -> Vm.4S	FCMLA Vd.4S, Vn.4S, Vm.4S, #180	Vd.4S -> result	A32/A64
float64x2_t vcmlaq_rot180_f64( float64x2_t r, float64x2_t a, float64x2_t b)	r -> Vd.2D a -> Vn.2D b -> Vm.2D	FCMLA Vd.2D, Vn.2D, Vm.2D, #180	Vd.2D -> result	A64
float16x4_t vcmla_rot270_f16( float16x4_t r, float16x4_t a, float16x4_t b)	r -> Vd.4H a -> Vn.4H b -> Vm.4H	FCMLA Vd.4H, Vn.4H, Vm.4H, #270	Vd.4H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x2_t vcmla_rot270_f32( float32x2_t r, float32x2_t a, float32x2_t b)	r -> Vd.2S a -> Vn.2S b -> Vm.2S	FCMLA Vd.2S, Vn.2S, Vm.2S, #270	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_rot270_f16( float16x8_t r, float16x8_t a, float16x8_t b)	r -> Vd.8H a -> Vn.8H b -> Vm.8H	FCMLA Vd.8H, Vn.8H, Vm.8H, #270	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot270_f32( float32x4_t r, float32x4_t a, float32x4_t b)	r -> Vd.4S a -> Vn.4S b -> Vm.4S	FCMLA Vd.4S, Vn.4S, Vm.4S, #270	Vd.4S -> result	A32/A64
float64x2_t vcmlaq_rot270_f64( float64x2_t r, float64x2_t a, float64x2_t b)	r -> Vd.2D a -> Vn.2D b -> Vm.2D	FCMLA Vd.2D, Vn.2D, Vm.2D, #270	Vd.2D -> result	A64

### 2.11.1.3 Complex multiply-accumulate by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vcmla_lane_f16( float16x4_t r, float16x4_t a, float16x4_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #0	Vd.4H -> result	A32/A64
float32x2_t vcmla_lane_f32( float32x2_t r, float32x2_t a, float32x2_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.2S, Vn.2S, Vm.2S, #0	Vd.2S -> result	A32/A64
float16x4_t vcmla_laneq_f16( float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #0	Vd.4H -> result	A32/A64
float16x4_t vcmla_laneq_f16( float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 2 <= lane <= 3	DUP Dm, Vm.D[1] FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #0	Vd.4H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float32x2_t vcmla_laneq_f32( float32x2_t r, float32x2_t a, float32x4_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 1	DUP Dm, Vm.D[1] FCMLA Vd.2S, Vn.2S, Vm.2S, #0	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_lane_f16( float16x8_t r, float16x8_t a, float16x4_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #0	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_lane_f32( float32x4_t r, float32x4_t a, float32x2_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #0	Vd.4S -> result	A32/A64
float16x8_t vcmlaq_laneq_f16( float16x8_t r, float16x8_t a, float16x8_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 3	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #0	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_laneq_f32( float32x4_t r, float32x4_t a, float32x4_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 1	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #0	Vd.4S -> result	A32/A64
float16x4_t vcmla_rot90_lane_f16( float16x4_t r, float16x4_t a, float16x4_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #90	Vd.4H -> result	A32/A64
float32x2_t vcmla_rot90_lane_f32( float32x2_t r, float32x2_t a, float32x2_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.2S, Vn.2S, Vm.2S, #90	Vd.2S -> result	A32/A64
float16x4_t vcmla_rot90_laneq_f16( float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #90	Vd.4H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vcmla_rot90_laneq_f16( float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 2 <= lane <= 3	DUP Dm, Vm.D[1] FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #90	Vd.4H -> result	A32/A64
float32x2_t vcmla_rot90_laneq_f32( float32x2_t r, float32x2_t a, float32x4_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 1	DUP Dm, Vm.D[1] FCMLA Vd.2S, Vn.2S, Vm.2S, #90	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_rot90_lane_f16( float16x8_t r, float16x8_t a, float16x4_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #90	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot90_lane_f32( float32x4_t r, float32x4_t a, float32x2_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #90	Vd.4S -> result	A32/A64
float16x8_t vcmlaq_rot90_laneq_f16( float16x8_t r, float16x8_t a, float16x8_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 3	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #90	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot90_laneq_f32( float32x4_t r, float32x4_t a, float32x4_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 1	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #90	Vd.4S -> result	A32/A64
float16x4_t vcmla_rot180_lane_f16( float16x4_t r, float16x4_t a, float16x4_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #180	Vd.4H -> result	A32/A64
float32x2_t vcmla_rot180_lane_f32( float32x2_t r, float32x2_t a, float32x2_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.2S, Vn.2S, Vm.2S, #180	Vd.2S -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
float16x4_t vcmla_rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #180	Vd.4H -> result	A32/A64
float16x4_t vcmla_rot180_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 2 <= lane <= 3	DUP Dm, Vm.D[1] FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #180	Vd.4H -> result	A32/A64
float32x2_t vcmla_rot180_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)	r -> Vd.2S a -> Vn.2S b -> Vm.S 0 <= lane <= 1	DUP Dm, Vm.D[1] FCMLA Vd.2S, Vn.2S, Vm.2S, #180	Vd.2S -> result	A32/A64
float16x8_t vcmlaq_rot180_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #180	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot180_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 0	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #180	Vd.4S -> result	A32/A64
float16x8_t vcmlaq_rot180_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)	r -> Vd.8H a -> Vn.8H b -> Vm.H 0 <= lane <= 3	FCMLA Vd.8H, Vn.8H, Vm.H[lane], #180	Vd.8H -> result	A32/A64
float32x4_t vcmlaq_rot180_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)	r -> Vd.4S a -> Vn.4S b -> Vm.S 0 <= lane <= 1	FCMLA Vd.4S, Vn.4S, Vm.S[lane], #180	Vd.4S -> result	A32/A64
float16x4_t vcmla_rot270_lane_f16(float16x4_t r, float16x4_t a, float16x4_t b, const int lane)	r -> Vd.4H a -> Vn.4H b -> Vm.H 0 <= lane <= 1	FCMLA Vd.4H, Vn.4H, Vm.H[lane], #270	Vd.4H -> result	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vcmla_rot270_lane_f32(float32x2_t r, float32x2_t a, float32x2_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2S b -&gt; Vm.S 0 &lt;= lane &lt;= 0</code>	<code>FCMLA Vd.2S, Vn.2S, Vm.2S, #270</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float16x4_t vcmla_rot270_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4H b -&gt; Vm.H 0 &lt;= lane &lt;= 1</code>	<code>FCMLA Vd.4H, Vn.4H, Vm.H[lane], #270</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float16x4_t vcmla_rot270_laneq_f16(float16x4_t r, float16x4_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.4H a -&gt; Vn.4H b -&gt; Vm.H 2 &lt;= lane &lt;= 3</code>	<code>DUP Dm, Vm.D[1] FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #270</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>float32x2_t vcmla_rot270_laneq_f32(float32x2_t r, float32x2_t a, float32x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.2S b -&gt; Vm.S 0 &lt;= lane &lt;= 1</code>	<code>DUP Dm, Vm.D[1] FCMLA Vd.2S, Vn.2S, Vm.2S, #270</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float16x8_t vcmlaq_rot270_lane_f16(float16x8_t r, float16x8_t a, float16x4_t b, const int lane)</code>	<code>r -&gt; Vd.8H a -&gt; Vn.8H b -&gt; Vm.H 0 &lt;= lane &lt;= 1</code>	<code>FCMLA Vd.8H, Vn.8H, Vm.H[lane], #270</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float32x4_t vcmlaq_rot270_lane_f32(float32x4_t r, float32x4_t a, float32x2_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.4S b -&gt; Vm.S 0 &lt;= lane &lt;= 0</code>	<code>FCMLA Vd.4S, Vn.4S, Vm.S[lane], #270</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float16x8_t vcmlaq_rot270_laneq_f16(float16x8_t r, float16x8_t a, float16x8_t b, const int lane)</code>	<code>r -&gt; Vd.8H a -&gt; Vn.8H b -&gt; Vm.H 0 &lt;= lane &lt;= 3</code>	<code>FCMLA Vd.8H, Vn.8H, Vm.H[lane], #270</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>float32x4_t vcmlaq_rot270_laneq_f32(float32x4_t r, float32x4_t a, float32x4_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.4S b -&gt; Vm.S 0 &lt;= lane &lt;= 1</code>	<code>FCMLA Vd.4S, Vn.4S, Vm.S[lane], #270</code>	<code>Vd.4S -&gt; result</code>	A32/A64

## 2.12 Floating-point rounding intrinsics from Armv8.5-A

### 2.12.1 Vector arithmetic

#### 2.12.1.1 Rounding

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vrnd32z_f32(float32x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32Z Vd.2S,Vn.2S</code>	<code>Vd -&gt; result</code>	A64
<code>float32x4_t vrnd32zq_f32(float32x4_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32Z Vd.4S,Vn.4S</code>	<code>Vd -&gt; result</code>	A64
<code>float64x1_t vrnd32z_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRINT32Z Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrnd32zq_f64(float64x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32Z Vd.2D,Vn.2D</code>	<code>Vd -&gt; result</code>	A64
<code>float32x2_t vrnd64z_f32(float32x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64Z Vd.2S,Vn.2S</code>	<code>Vd -&gt; result</code>	A64
<code>float32x4_t vrnd64zq_f32(float32x4_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64Z Vd.4S,Vn.4S</code>	<code>Vd -&gt; result</code>	A64
<code>float64x1_t vrnd64z_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRINT64Z Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrnd64zq_f64(float64x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64Z Vd.2D,Vn.2D</code>	<code>Vd -&gt; result</code>	A64
<code>float32x2_t vrnd32x_f32(float32x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32X Vd.2S,Vn.2S</code>	<code>Vd -&gt; result</code>	A64
<code>float32x4_t vrnd32xq_f32(float32x4_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32X Vd.4S,Vn.4S</code>	<code>Vd -&gt; result</code>	A64
<code>float64x1_t vrnd32x_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRINT32X Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrnd32xq_f64(float64x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT32X Vd.2D,Vn.2D</code>	<code>Vd -&gt; result</code>	A64
<code>float32x2_t vrnd64x_f32(float32x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64X Vd.2S,Vn.2S</code>	<code>Vd -&gt; result</code>	A64
<code>float32x4_t vrnd64xq_f32(float32x4_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64X Vd.4S,Vn.4S</code>	<code>Vd -&gt; result</code>	A64
<code>float64x1_t vrnd64x_f64(float64x1_t a)</code>	<code>a -&gt; Dn</code>	<code>FRINT64X Dd,Dn</code>	<code>Dd -&gt; result</code>	A64
<code>float64x2_t vrnd64xq_f64(float64x2_t a)</code>	<code>a -&gt; Vn</code>	<code>FRINT64X Vd.2D,Vn.2D</code>	<code>Vd -&gt; result</code>	A64

## 2.13 Matrix multiplication intrinsics from Armv8.6-A

### 2.13.1 Vector arithmetic

#### 2.13.1.1 Matrix multiply

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x4_t vmmmlaq_s32( int32x4_t r, int8x16_t a, int8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>SMMLA Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint32x4_t vmmmlaq_u32( uint32x4_t r, uint8x16_t a, uint8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>UMMLA Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>int32x4_t vusmmlaq_s32( int32x4_t r, uint8x16_t a, int8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>USMMLA Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A32/A64

#### 2.13.1.2 Dot product

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vusdot_s32( int32x2_t r, uint8x8_t a, int8x8_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.8B</code>	<code>USDOT Vd.2S,Vn.8B,Vm.8B</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>int32x2_t vusdot_lane_s32( int32x2_t r, uint8x8_t a, int8x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>USDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>int32x2_t vsudot_lane_s32( int32x2_t r, int8x8_t a, uint8x8_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>SUDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>int32x2_t vusdot_laneq_s32( int32x2_t r, uint8x8_t a, int8x16_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>USDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>int32x2_t vsudot_laneq_s32( int32x2_t r, int8x8_t a, uint8x16_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>SUDOT Vd.2S,Vn.8B,Vm.4B[lane]</code>	<code>Vd.2S -&gt; result</code>	A64
<code>int32x4_t vusdotq_s32( int32x4_t r, uint8x16_t a, int8x16_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.16B</code>	<code>USDOT Vd.4S,Vn.16B,Vm.16B</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int32x4_t vusdotq_lane_s32( int32x4_t r, uint8x16_t a, int8x8_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>USDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>int32x4_t vsudotq_lane_s32( int32x4_t r, int8x16_t a, uint8x8_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 1</code>	<code>SUDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>int32x4_t vusdotq_laneq_s32( int32x4_t r, uint8x16_t a, int8x16_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.16B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>USDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A64
<code>int32x4_t vsudotq_laneq_s32( int32x4_t r, int8x16_t a, uint8x16_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.8B b -&gt; Vm.4B 0 &lt;= lane &lt;= 3</code>	<code>SUDOT Vd.4S,Vn.16B,Vm.4B[lane]</code>	<code>Vd.4S -&gt; result</code>	A64

## 2.14 Bfloat16 intrinsics Requires the +bf16 architecture extension.

### 2.14.1 Vector manipulation

#### 2.14.1.1 Create vector

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vcreate_bf16(uint64_t a)</code>	<code>a -&gt; Xn</code>	<code>INS Vd.D[0],Xn</code>	<code>Vd.4H -&gt; result</code>	A32/A64

#### 2.14.1.2 Set all lanes to the same value

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vdup_n_bf16(bfloat16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.4H,rn</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vdupq_n_bf16(bfloat16_t value)</code>	<code>value -&gt; rn</code>	<code>DUP Vd.8H,rn</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vdup_lane_bf16( bfloat16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vdupq_lane_bf16( bfloat16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vdup_laneq_bf16( bfloat16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.4H,Vn.H[lane]</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vdupq_laneq_bf16( bfloat16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Vd.8H,Vn.H[lane]</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16_t vduph_lane_bf16( bfloat16x4_t vec, const int lane)</code>	<code>vec -&gt; Vn.4H 0 &lt;= lane &lt;= 3</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A32/A64
<code>bfloat16_t vduph_laneq_bf16( bfloat16x8_t vec, const int lane)</code>	<code>vec -&gt; Vn.8H 0 &lt;= lane &lt;= 7</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.14.1.3 Combine vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x8_t vcombine_bf16( bfloat16x4_t low, bfloat16x4_t high)</code>	<code>low -&gt; Vn.4H high -&gt; Vm.4H</code>	<code>DUP Vd.1D,Vn.D[0] INS Vd.D[1],Vm.D[0]</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.14.1.4 Split vectors

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vget_high_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>DUP Vd.1D,Vn.D[1]</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vget_low_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>DUP Vd.1D,Vn.D[0]</code>	<code>Vd.4H -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16_t vget_lane_bf16( bfloat16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 v -&gt; Vn.4H</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A32/A64
<code>bfloat16_t vgetq_lane_bf16( bfloat16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 v -&gt; Vn.8H</code>	<code>DUP Hd,Vn.H[lane]</code>	<code>Hd -&gt; result</code>	A32/A64

### 2.14.1.5 Set vector lane

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vset_lane_bf16( bfloat16_t a, bfloat16x4_t v, const int lane)</code>	<code>0&lt;=lane&lt;=3 a -&gt; VnH v -&gt; Vd.4H</code>	<code>INS Vd.H[lane],Vn.H[0]</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vsetq_lane_bf16( bfloat16_t a, bfloat16x8_t v, const int lane)</code>	<code>0&lt;=lane&lt;=7 a -&gt; VnH v -&gt; Vd.8H</code>	<code>INS Vd.H[lane],Vn.H[0]</code>	<code>Vd.8H -&gt; result</code>	A32/A64

### 2.14.1.6 Copy vector lane

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vcopy_lane_bf16( bfloat16x4_t a, const int lane1, bfloat16x4_t b, const int lane2)</code>	<code>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>bfloat16x8_t vcopyq_lane_bf16( bfloat16x8_t a, const int lane1, bfloat16x4_t b, const int lane2)</code>	<code>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.4H 0 &lt;= lane2 &lt;= 3</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.8H -&gt; result</code>	A64
<code>bfloat16x4_t vcopy_laneq_bf16( bfloat16x4_t a, const int lane1, bfloat16x8_t b, const int lane2)</code>	<code>a -&gt; Vd.4H 0 &lt;= lane1 &lt;= 3 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.4H -&gt; result</code>	A64
<code>bfloat16x8_t vcopyq_laneq_bf16( bfloat16x8_t a, const int lane1, bfloat16x8_t b, const int lane2)</code>	<code>a -&gt; Vd.8H 0 &lt;= lane1 &lt;= 7 b -&gt; Vn.8H 0 &lt;= lane2 &lt;= 7</code>	<code>INS Vd.H[lane1],Vn.H[lane2]</code>	<code>Vd.8H -&gt; result</code>	A64

## 2.14.2 Load

### 2.14.2.1 Stride

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4_t vld1_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vld1q_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1 {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vld1_lane_bf16( bfloat16_t const *ptr, bfloat16x4_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src -&gt; Vt.4H</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD1 {Vt.H}[lane], [Xn]</code>	<code>Vt.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vld1q_lane_bf16( bfloat16_t const *ptr, bfloat16x8_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src -&gt; Vt.8H</code> <code>0 &lt;= lane &lt;= 7</code>	<code>LD1 {Vt.H}[lane], [Xn]</code>	<code>Vt.8H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vld1_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.4H}, [Xn]</code>	<code>Vt.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vld1q_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD1R {Vt.8H}, [Xn]</code>	<code>Vt.8H -&gt; result</code>	A32/A64
<code>bfloat16x4x2_t vld2_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x2_t vld2q_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2 {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x3_t vld3_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x3_t vld3q_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3 {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x4_t vld4_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x4_t vld4q_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4 {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x4x2_t vld2_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2R {Vt.4H - Vt2.4H}, [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x2_t vld2q_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD2R {Vt.8H - Vt2.8H}, [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x3_t vld3_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.4H - Vt3.4H}, [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x3_t vld3q_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD3R {Vt.8H - Vt3.8H}, [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x4_t vld4_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.4H - Vt4.4H}, [Xn]</code>	<code>Vt4.4H -&gt; result.val[3]</code> <code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x4_t vld4q_dup_bf16(bfloat16_t const *ptr)</code>	<code>ptr -&gt; Xn</code>	<code>LD4R {Vt.8H - Vt4.8H}, [Xn]</code>	<code>Vt4.8H -&gt; result.val[3]</code> <code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x2_t vld2_lane_bf16( bfloat16_t const *ptr, bfloat16x4x2_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.4H</code> <code>src.val[0] -&gt; Vt.4H</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x2_t vld2q_lane_bf16( bfloat16_t const *ptr, bfloat16x8x2_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[1] -&gt; Vt2.8H</code> <code>src.val[0] -&gt; Vt.8H</code> <code>0 &lt;= lane &lt;= 7</code>	<code>LD2 {Vt.h - Vt2.h}[lane], [Xn]</code>	<code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x4x3_t vld3_lane_bf16( bfloat16_t const *ptr, bfloat16x4x3_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[2] -&gt; Vt3.4H</code> <code>src.val[1] -&gt; Vt2.4H</code> <code>src.val[0] -&gt; Vt.4H</code> <code>0 &lt;= lane &lt;= 3</code>	<code>LD3 {Vt.h - Vt3.h}[lane], [Xn]</code>	<code>Vt3.4H -&gt; result.val[2]</code> <code>Vt2.4H -&gt; result.val[1]</code> <code>Vt.4H -&gt; result.val[0]</code>	A32/A64
<code>bfloat16x8x3_t vld3q_lane_bf16( bfloat16_t const *ptr, bfloat16x8x3_t src, const int lane)</code>	<code>ptr -&gt; Xn</code> <code>src.val[2] -&gt; Vt3.8H</code> <code>src.val[1] -&gt; Vt2.8H</code> <code>src.val[0] -&gt; Vt.8H</code> <code>0 &lt;= lane &lt;= 7</code>	<code>LD3 {Vt.h - Vt3.h}[lane], [Xn]</code>	<code>Vt3.8H -&gt; result.val[2]</code> <code>Vt2.8H -&gt; result.val[1]</code> <code>Vt.8H -&gt; result.val[0]</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>bfloat16x4x4_t vld4_lane_bf16(     bfloat16_t const *ptr,     bfloat16x4x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.4H src.val[2] -&gt; Vt3.4H src.val[1] -&gt; Vt2.4H src.val[0] -&gt; Vt.4H 0 &lt;= lane &lt;= 3</pre>	<pre>LD4 {Vt.h - Vt4.h}[lane],[Xn]</pre>	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	A32/A64
<pre>bfloat16x8x4_t vld4q_lane_bf16(     bfloat16_t const *ptr,     bfloat16x8x4_t src,     const int lane)</pre>	<pre>ptr -&gt; Xn src.val[3] -&gt; Vt4.8H src.val[2] -&gt; Vt3.8H src.val[1] -&gt; Vt2.8H src.val[0] -&gt; Vt.8H 0 &lt;= lane &lt;= 7</pre>	<pre>LD4 {Vt.h - Vt4.h}[lane],[Xn]</pre>	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	A32/A64
<pre>bfloat16x4x2_t vld1_bf16_x2(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.4H - Vt2.4H},[Xn]</pre>	<pre>Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	A32/A64
<pre>bfloat16x8x2_t vld1q_bf16_x2(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.8H - Vt2.8H},[Xn]</pre>	<pre>Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	A32/A64
<pre>bfloat16x4x3_t vld1_bf16_x3(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.4H - Vt3.4H},[Xn]</pre>	<pre>Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>bfloat16x8x3_t vld1q_bf16_x3(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.8H - Vt3.8H},[Xn]</pre>	<pre>Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	v7/A32/A64
<pre>bfloat16x4x4_t vld1_bf16_x4(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.4H - Vt4.4H},[Xn]</pre>	<pre>Vt4.4H -&gt; result.val[3] Vt3.4H -&gt; result.val[2] Vt2.4H -&gt; result.val[1] Vt.4H -&gt; result.val[0]</pre>	A32/A64
<pre>bfloat16x8x4_t vld1q_bf16_x4(bfloat16_t const *ptr)</pre>	<pre>ptr -&gt; Xn</pre>	<pre>LD1 {Vt.8H - Vt4.8H},[Xn]</pre>	<pre>Vt4.8H -&gt; result.val[3] Vt3.8H -&gt; result.val[2] Vt2.8H -&gt; result.val[1] Vt.8H -&gt; result.val[0]</pre>	A32/A64

## 2.14.3 Store

### 2.14.3.1 Stride

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1_bf16(     bfloat16_t *ptr,     bfloat16x4_t val)</pre>	<pre>val -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H},[Xn]</pre>		A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1q_bf16(     bfloat16_t *ptr,     bfloat16x8_t val)</pre>	<pre>val -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H}, [Xn]</pre>		A32/A64
<pre>void vst1_lane_bf16(     bfloat16_t *ptr,     bfloat16x4_t val,     const int lane)</pre>	<pre>val -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST1 {Vt.h}[lane], [Xn]</pre>		A32/A64
<pre>void vst1q_lane_bf16(     bfloat16_t *ptr,     bfloat16x8_t val,     const int lane)</pre>	<pre>val -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST1 {Vt.h}[lane], [Xn]</pre>		A32/A64
<pre>void vst2_bf16(     bfloat16_t *ptr,     bfloat16x4x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST2 {Vt.4H - Vt2.4H}, [Xn]</pre>		A32/A64
<pre>void vst2q_bf16(     bfloat16_t *ptr,     bfloat16x8x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST2 {Vt.8H - Vt2.8H}, [Xn]</pre>		A32/A64
<pre>void vst3_bf16(     bfloat16_t *ptr,     bfloat16x4x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST3 {Vt.4H - Vt3.4H}, [Xn]</pre>		A32/A64
<pre>void vst3q_bf16(     bfloat16_t *ptr,     bfloat16x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST3 {Vt.8H - Vt3.8H}, [Xn]</pre>		A32/A64
<pre>void vst4_bf16(     bfloat16_t *ptr,     bfloat16x4x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST4 {Vt.4H - Vt4.4H}, [Xn]</pre>		A32/A64
<pre>void vst4q_bf16(     bfloat16_t *ptr,     bfloat16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST4 {Vt.8H - Vt4.8H}, [Xn]</pre>		A32/A64
<pre>void vst2_lane_bf16(     bfloat16_t *ptr,     bfloat16x4x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST2 {Vt.h - Vt2.h}[lane], [Xn]</pre>		A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst2q_lane_bf16(     bfloat16_t *ptr,     bfloat16x8x2_t val,     const int lane)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST2 {Vt.h - Vt2.h}[lane],[Xn]</pre>		A32/A64
<pre>void vst3_lane_bf16(     bfloat16_t *ptr,     bfloat16x4x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		A32/A64
<pre>void vst3q_lane_bf16(     bfloat16_t *ptr,     bfloat16x8x3_t val,     const int lane)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST3 {Vt.h - Vt3.h}[lane],[Xn]</pre>		A32/A64
<pre>void vst4_lane_bf16(     bfloat16_t *ptr,     bfloat16x4x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn 0 &lt;= lane &lt;= 3</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		A32/A64
<pre>void vst4q_lane_bf16(     bfloat16_t *ptr,     bfloat16x8x4_t val,     const int lane)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn 0 &lt;= lane &lt;= 7</pre>	<pre>ST4 {Vt.h - Vt4.h}[lane],[Xn]</pre>		A32/A64
<pre>void vst1_bf16_x2(     bfloat16_t *ptr,     bfloat16x4x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt2.4H},[Xn]</pre>		A32/A64
<pre>void vst1q_bf16_x2(     bfloat16_t *ptr,     bfloat16x8x2_t val)</pre>	<pre>val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt2.8H},[Xn]</pre>		A32/A64
<pre>void vst1_bf16_x3(     bfloat16_t *ptr,     bfloat16x4x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt3.4H},[Xn]</pre>		A32/A64
<pre>void vst1q_bf16_x3(     bfloat16_t *ptr,     bfloat16x8x3_t val)</pre>	<pre>val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt3.8H},[Xn]</pre>		A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>void vst1_bf16_x4(     bfloat16_t *ptr,     bfloat16x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.4H val.val[2] -&gt; Vt3.4H val.val[1] -&gt; Vt2.4H val.val[0] -&gt; Vt.4H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.4H - Vt4.4H}, [Xn]</pre>		A32/A64
<pre>void vst1q_bf16_x4(     bfloat16_t *ptr,     bfloat16x8x4_t val)</pre>	<pre>val.val[3] -&gt; Vt4.8H val.val[2] -&gt; Vt3.8H val.val[1] -&gt; Vt2.8H val.val[0] -&gt; Vt.8H ptr -&gt; Xn</pre>	<pre>ST1 {Vt.8H - Vt4.8H}, [Xn]</pre>		A32/A64

## 2.14.4 Data type conversion

### 2.14.4.1 Reinterpret casts

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>bfloat16x4_t vreinterpret_bf16_s8(int8x8_t a)</pre>	<pre>a -&gt; Vd.8B</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_s16(int16x4_t a)</pre>	<pre>a -&gt; Vd.4H</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_s32(int32x2_t a)</pre>	<pre>a -&gt; Vd.2S</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_f32(float32x2_t a)</pre>	<pre>a -&gt; Vd.2S</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_u8(uint8x8_t a)</pre>	<pre>a -&gt; Vd.8B</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_u16(uint16x4_t a)</pre>	<pre>a -&gt; Vd.4H</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_u32(uint32x2_t a)</pre>	<pre>a -&gt; Vd.2S</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_p8(poly8x8_t a)</pre>	<pre>a -&gt; Vd.8B</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_p16(poly16x4_t a)</pre>	<pre>a -&gt; Vd.4H</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_u64(uint64x1_t a)</pre>	<pre>a -&gt; Vd.1D</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x4_t vreinterpret_bf16_s64(int64x1_t a)</pre>	<pre>a -&gt; Vd.1D</pre>	<pre>NOP</pre>	<pre>Vd.4H -&gt; result</pre>	A32/A64
<pre>bfloat16x8_t vreinterpretq_bf16_s8(int8x16_t a)</pre>	<pre>a -&gt; Vd.16B</pre>	<pre>NOP</pre>	<pre>Vd.8H -&gt; result</pre>	A32/A64
<pre>bfloat16x8_t vreinterpretq_bf16_s16(int16x8_t a)</pre>	<pre>a -&gt; Vd.8H</pre>	<pre>NOP</pre>	<pre>Vd.8H -&gt; result</pre>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>bfloat16x8_t vreinterpretq_bf16_s32(int32x4_t a)</code>	<code>a -&gt; Vd.4S</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_f32(float32x4_t a)</code>	<code>a -&gt; Vd.4S</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_u8(uint8x16_t a)</code>	<code>a -&gt; Vd.16B</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_u16(uint16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_u32(uint32x4_t a)</code>	<code>a -&gt; Vd.4S</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_p8(poly8x16_t a)</code>	<code>a -&gt; Vd.16B</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_p16(poly16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_u64(uint64x2_t a)</code>	<code>a -&gt; Vd.2D</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_s64(int64x2_t a)</code>	<code>a -&gt; Vd.2D</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x4_t vreinterpret_bf16_f64(float64x1_t a)</code>	<code>a -&gt; Vd.1D</code>	NOP	<code>Vd.4H -&gt; result</code>	A64
<code>bfloat16x8_t vreinterpretq_bf16_f64(float64x2_t a)</code>	<code>a -&gt; Vd.2D</code>	NOP	<code>Vd.8H -&gt; result</code>	A64
<code>bfloat16x4_t vreinterpret_bf16_p64(poly64x1_t a)</code>	<code>a -&gt; Vd.1D</code>	NOP	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_p64(poly64x2_t a)</code>	<code>a -&gt; Vd.2D</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vreinterpretq_bf16_p128(poly128_t a)</code>	<code>a -&gt; Vd.1Q</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>int8x8_t vreinterpret_s8_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.8B -&gt; result</code>	A32/A64
<code>int16x4_t vreinterpret_s16_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.4H -&gt; result</code>	A32/A64
<code>int32x2_t vreinterpret_s32_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x2_t vreinterpret_f32_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.2S -&gt; result</code>	A32/A64
<code>uint8x8_t vreinterpret_u8_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.8B -&gt; result</code>	A32/A64
<code>uint16x4_t vreinterpret_u16_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint32x2_t vreinterpret_u32_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.2S -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>poly8x8_t vreinterpret_p8_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.8B -&gt; result</code>	A32/A64
<code>poly16x4_t vreinterpret_p16_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.4H -&gt; result</code>	A32/A64
<code>uint64x1_t vreinterpret_u64_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.1D -&gt; result</code>	A32/A64
<code>int64x1_t vreinterpret_s64_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.1D -&gt; result</code>	A32/A64
<code>float64x1_t vreinterpret_f64_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.1D -&gt; result</code>	A64
<code>poly64x1_t vreinterpret_p64_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vd.4H</code>	NOP	<code>Vd.1D -&gt; result</code>	A32/A64
<code>int8x16_t vreinterpretq_s8_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.16B -&gt; result</code>	A32/A64
<code>int16x8_t vreinterpretq_s16_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>int32x4_t vreinterpretq_s32_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vreinterpretq_f32_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.4S -&gt; result</code>	A32/A64
<code>uint8x16_t vreinterpretq_u8_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.16B -&gt; result</code>	A32/A64
<code>uint16x8_t vreinterpretq_u16_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>uint32x4_t vreinterpretq_u32_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.4S -&gt; result</code>	A32/A64
<code>poly8x16_t vreinterpretq_p8_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.16B -&gt; result</code>	A32/A64
<code>poly16x8_t vreinterpretq_p16_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.8H -&gt; result</code>	A32/A64
<code>uint64x2_t vreinterpretq_u64_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.2D -&gt; result</code>	A32/A64
<code>int64x2_t vreinterpretq_s64_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.2D -&gt; result</code>	A32/A64
<code>float64x2_t vreinterpretq_f64_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.2D -&gt; result</code>	A64
<code>poly64x2_t vreinterpretq_p64_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.2D -&gt; result</code>	A32/A64
<code>poly128_t vreinterpretq_p128_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vd.8H</code>	NOP	<code>Vd.1Q -&gt; result</code>	A32/A64

#### 2.14.4.2 Conversions

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x4_t vcvtf32_bf16(bfloat16x4_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SHLL Vd.4S,Vn.8H, #16</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vcvttq_low_f32_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SHLL Vd.4S,Vn.8H, #16</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x4_t vcvttq_high_f32_bf16(bfloat16x8_t a)</code>	<code>a -&gt; Vn.8H</code>	<code>SHLL2 Vd.4S,Vn.8H, #16</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>bfloat16x4_t vcvtf16_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>BFCVTN Vd.4H,Vn.4S</code>	<code>Vd.4H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vcvttq_low_bf16_f32(float32x4_t a)</code>	<code>a -&gt; Vn.4S</code>	<code>BFCVTN Vd.4H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16x8_t vcvttq_high_bf16_f32( bfloat16x8_t inactive, float32x4_t a)</code>	<code>inactive -&gt; Vd.8H a -&gt; Vn.4S</code>	<code>BFCVTN2 Vd.8H,Vn.4S</code>	<code>Vd.8H -&gt; result</code>	A32/A64
<code>bfloat16_t vcvth_bf16_f32(float32_t a)</code>	<code>a -&gt; Sn</code>	<code>BFCVT Hd,Sn</code>	<code>Hd -&gt; result</code>	A32/A64
<code>float32_t vcvtah_f32_bf16(bfloat16_t a)</code>	<code>a -&gt; Hn</code>	<code>SHL Dd,Dn, #16</code>	<code>Sd -&gt; result</code>	A32/A64

## 2.14.5 Vector arithmetic

### 2.14.5.1 Dot product

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<code>float32x2_t vbfdot_f32( float32x2_t r, bfloat16x4_t a, bfloat16x4_t b)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.4H b -&gt; Vm.4H</code>	<code>BFDOT Vd.2S,Vn.4H,Vm.4H</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vbfdotq_f32( float32x4_t r, bfloat16x8_t a, bfloat16x8_t b)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H</code>	<code>BFDOT Vd.4S,Vn.8H,Vm.8H</code>	<code>Vd.4S -&gt; result</code>	A32/A64
<code>float32x2_t vbfdot_lane_f32( float32x2_t r, bfloat16x4_t a, bfloat16x4_t b, const int lane)</code>	<code>r -&gt; Vd.2S a -&gt; Vn.4H b -&gt; Vm.4H 0 &lt;= lane &lt;= 1</code>	<code>BFDOT Vd.2S,Vn.4H,Vm.2H[lane]</code>	<code>Vd.2S -&gt; result</code>	A32/A64
<code>float32x4_t vbfdotq_laneq_f32( float32x4_t r, bfloat16x8_t a, bfloat16x8_t b, const int lane)</code>	<code>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H 0 &lt;= lane &lt;= 3</code>	<code>BFDOT Vd.4S,Vn.8H,Vm.2H[lane]</code>	<code>Vd.4S -&gt; result</code>	A32/A64

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x2_t vbfdot_laneq_f32(     float32x2_t r,     bfloat16x4_t a,     bfloat16x8_t b,     const int lane)</pre>	<pre>r -&gt; Vd.2S a -&gt; Vn.4H b -&gt; Vm.8H 0 &lt;= lane &lt;= 3</pre>	BFDOT Vd.2S,Vn.4H,Vm.2H[lane]	Vd.2S -> result	A32/A64
<pre>float32x4_t vbfdotq_lane_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x4_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.4H 0 &lt;= lane &lt;= 1</pre>	BFDOT Vd.4S,Vn.8H,Vm.2H[lane]	Vd.4S -> result	A32/A64

### 2.14.5.2 Matrix multiply

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x4_t vbfmmlaq_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x8_t b)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H</pre>	BFMMLA Vd.4S,Vn.8H,Vm.8H	Vd.4S -> result	A32/A64

### 2.14.5.3 Multiply

#### 2.14.5.3.1 Multiply-accumulate

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x4_t vbfmlalbq_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x8_t b)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H</pre>	BFMLALB Vd.4S,Vn.8H,Vm.8H	Vd.4S -> result	A32/A64
<pre>float32x4_t vbfmlaltq_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x8_t b)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H</pre>	BFMLALT Vd.4S,Vn.8H,Vm.8H	Vd.4S -> result	A32/A64

### 2.14.6 Scalar arithmetic

#### 2.14.6.1 Vector multiply-accumulate by scalar

Intrinsic	Argument preparation	AArch64 Instruction	Result	Supported architectures
<pre>float32x4_t vbfmlalbn_lane_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x4_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	BFMLALB Vd.4S,Vn.8H,Vm.H[lane]	Vd.4S -> result	A32/A64
<pre>float32x4_t vbfmlalbn_laneq_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x8_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	BFMLALB Vd.4S,Vn.8H,Vm.H[lane]	Vd.4S -> result	A32/A64
<pre>float32x4_t vbfmlaltq_lane_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x4_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.4H 0 &lt;= lane &lt;= 3</pre>	BFMLALT Vd.4S,Vn.8H,Vm.H[lane]	Vd.4S -> result	A32/A64
<pre>float32x4_t vbfmlaltq_laneq_f32(     float32x4_t r,     bfloat16x8_t a,     bfloat16x8_t b,     const int lane)</pre>	<pre>r -&gt; Vd.4S a -&gt; Vn.8H b -&gt; Vm.8H 0 &lt;= lane &lt;= 7</pre>	BFMLALT Vd.4S,Vn.8H,Vm.H[lane]	Vd.4S -> result	A32/A64