



## Arm MVE Intrinsics

### Reference for ACLE Q2 2019

**Non-Confidential**

Copyright © 2019 Arm Limited (or its affiliates).  
All rights reserved.

**Issue Q219-00**

101809

# Arm MVE Intrinsics

## Reference

Copyright © 2019 Arm Limited (or its affiliates). All rights reserved.

### Release information

### Document history

Issue	Date	Confidentiality	Change
Q219-00	30 June 2019	Non-Confidential	Version ACLE Q2 2019.

## Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the

English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with <sup>®</sup> or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>.

Copyright © 2019 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

## Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Product Status

The information in this document is final, that is for a developed product.

## Web Address

<http://www.arm.com>.

# About this document

This document is complementary to the main Arm C Language Extensions (ACLE) specification, which can be found on [developer.arm.com](https://developer.arm.com).

# List of Intrinsics

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float16x8_t __arm_vcreateq_f16(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
float32x4_t __arm_vcreateq_f32(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
int8x16_t __arm_vcreateq_s8(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
int16x8_t __arm_vcreateq_s16(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
int32x4_t __arm_vcreateq_s32(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
int64x2_t __arm_vcreateq_s64(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
uint8x16_t __arm_vcreateq_u8(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
uint16x8_t __arm_vcreateq_u16(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
uint32x4_t __arm_vcreateq_u32(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
uint64x2_t __arm_vcreateq_u64(uint64_t a, uint64_t b)	a -> [Rt, Rt2] b -> [Rt3, Rt4]	VMOV Qd[2],Qd[0],Rt3,Rt VMOV Qd[3],Qd[1],Rt4,Rt2	Qd -> result	MVE
uint8x16_t __arm_vddupq_n_u8(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VDDUP.U8 Qd,Rn,imm	Qd -> result	MVE
uint16x8_t __arm_vddupq_n_u16(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VDDUP.U16 Qd,Rn,imm	Qd -> result	MVE
uint32x4_t __arm_vddupq_n_u32(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VDDUP.U32 Qd,Rn,imm	Qd -> result	MVE
uint8x16_t __arm_vddupq_wb_u8(uint32_t *a, const int imm)	*a -> Rn imm in [1,2,4,8]	VDDUP.U8 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vddupq_wb_u16(uint32_t *a, const int imm)	*a -> Rn imm in [1,2,4,8]	VDDUP.U16 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vddupq_wb_u32(uint32_t *a, const int imm)	*a -> Rn imm in [1,2,4,8]	VDDUP.U32 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_vddupq_m_n_u8(uint8x16_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U8 Qd,Rn,imm	Qd -> result	MVE
uint16x8_t __arm_vddupq_m_n_u16(uint16x8_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U16 Qd,Rn,imm	Qd -> result	MVE
uint32x4_t __arm_vddupq_m_n_u32(uint32x4_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U32 Qd,Rn,imm	Qd -> result	MVE
uint8x16_t __arm_vddupq_m_wb_u8(uint8x16_t inactive, uint32_t *a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U8 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vddupq_m_wb_u16(uint16x8_t inactive, uint32_t *a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U16 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vddupq_m_wb_u32(uint32x4_t inactive, uint32_t *a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDDUPT.U32 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_vdwdupq_n_u8(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U8 Qd,Rn,Rm,imm	Qd -> result	MVE
uint16x8_t __arm_vdwdupq_n_u16(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U16 Qd,Rn,Rm,imm	Qd -> result	MVE
uint32x4_t __arm_vdwdupq_n_u32(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U32 Qd,Rn,Rm,imm	Qd -> result	MVE
uint8x16_t __arm_vdwdupq_wb_u8(uint32_t *a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U8 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vdwdupq_wb_u16(uint32_t *a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U16 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vdwdupq_wb_u32(uint32_t *a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U32 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t __arm_vdwdupq_wb_u32(uint32_t * a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VDWDUP.U32 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_vdwdupq_m_n_u8(uint8x16_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U8 Qd,Rn,Rm,imm	Qd -> result	MVE
uint16x8_t __arm_vdwdupq_m_n_u16(uint16x8_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U16 Qd,Rn,Rm,imm	Qd -> result	MVE
uint32x4_t __arm_vdwdupq_m_n_u32(uint32x4_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U32 Qd,Rn,Rm,imm	Qd -> result	MVE
uint8x16_t __arm_vdwdupq_m_wb_u8(uint8x16_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U8 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vdwdupq_m_wb_u16(uint16x8_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U16 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vdwdupq_m_wb_u32(uint32x4_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VDWDUPT.U32 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_vidupq_n_u8(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VIDUP.U8 Qd,Rn,imm	Qd -> result	MVE
uint16x8_t __arm_vidupq_n_u16(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VIDUP.U16 Qd,Rn,imm	Qd -> result	MVE
uint32x4_t __arm_vidupq_n_u32(uint32_t a, const int imm)	a -> Rn imm in [1,2,4,8]	VIDUP.U32 Qd,Rn,imm	Qd -> result	MVE
uint8x16_t __arm_vidupq_wb_u8(uint32_t * a, const int imm)	*a -> Rn imm in [1,2,4,8]	VIDUP.U8 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vidupq_wb_u16(uint32_t * a, const int imm)	*a -> Rn imm in [1,2,4,8]	VIDUP.U16 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vidupq_wb_u32(uint32_t * a, const int imm)	*a -> Rn imm in [1,2,4,8]	VIDUP.U32 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_vidupq_m_n_u8(uint8x16_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U8 Qd,Rn,imm	Qd -> result	MVE
uint16x8_t __arm_vidupq_m_n_u16(uint16x8_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U16 Qd,Rn,imm	Qd -> result	MVE
uint32x4_t __arm_vidupq_m_n_u32(uint32x4_t inactive, uint32_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U32 Qd,Rn,imm	Qd -> result	MVE
uint8x16_t __arm_vidupq_m_wb_u8(uint8x16_t inactive, uint32_t * a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U8 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint16x8_t __arm_vidupq_m_wb_u16(uint16x8_t inactive, uint32_t * a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U16 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint32x4_t __arm_vidupq_m_wb_u32(uint32x4_t inactive, uint32_t * a, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIDUPT.U32 Qd,Rn,imm	Qd -> result Rn -> *a	MVE
uint8x16_t __arm_viwdupq_n_u8(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U8 Qd,Rn,Rm,imm	Qd -> result	MVE
uint16x8_t __arm_viwdupq_n_u16(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U16 Qd,Rn,Rm,imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_]viwdupq[_n]_u32(uint32_t a, uint32_t b, const int imm)	a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U32 Qd,Rn,Rm,imm	Qd -> result	MVE
uint8x16_t [<__arm_]viwdupq[_wb]_u8(uint32_t * a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U8 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint16x8_t [<__arm_]viwdupq[_wb]_u16(uint32_t * a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U16 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint32x4_t [<__arm_]viwdupq[_wb]_u32(uint32_t * a, uint32_t b, const int imm)	*a -> Rn b -> Rm imm in [1,2,4,8]	VIWDUP.U32 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint8x16_t [<__arm_]viwdupq_m[_n_u8](uint8x16_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U8 Qd,Rn,Rm,imm	Qd -> result	MVE
uint16x8_t [<__arm_]viwdupq_m[_n_u16](uint16x8_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U16 Qd,Rn,Rm,imm	Qd -> result	MVE
uint32x4_t [<__arm_]viwdupq_m[_n_u32](uint32x4_t inactive, uint32_t a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U32 Qd,Rn,Rm,imm	Qd -> result	MVE
uint8x16_t [<__arm_]viwdupq_m[_wb_u8](uint8x16_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U8 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint16x8_t [<__arm_]viwdupq_m[_wb_u16](uint16x8_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U16 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
uint32x4_t [<__arm_]viwdupq_m[_wb_u32](uint32x4_t inactive, uint32_t * a, uint32_t b, const int imm, mve_pred16_t p)	inactive -> Qd *a -> Rn b -> Rm imm in [1,2,4,8] p -> Rp	VMSR P0,Rp VPST VIWDUPT.U32 Qd,Rn,Rm,imm	Qd -> result Rn -> *a	MVE
int8x16_t [<__arm_]vdupq_n_s8(int8_t a)	a -> Rt	VDUP.8 Qd,Rt	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vdupq_n_s16(int16_t a)	a -> Rt	VDUP.16 Qd,Rt	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vdupq_n_s32(int32_t a)	a -> Rt	VDUP.32 Qd,Rt	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vdupq_n_u8(uint8_t a)	a -> Rt	VDUP.8 Qd,Rt	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vdupq_n_u16(uint16_t a)	a -> Rt	VDUP.16 Qd,Rt	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vdupq_n_u32(uint32_t a)	a -> Rt	VDUP.32 Qd,Rt	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vdupq_n_f16(float16_t a)	a -> Rt	VDUP.16 Qd,Rt	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vdupq_n_f32(float32_t a)	a -> Rt	VDUP.32 Qd,Rt	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vdupq_m[_n_s8](int8x16_t inactive, int8_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.8 Qd,Rt	Qd -> result	MVE
int16x8_t [<__arm_]vdupq_m[_n_s16](int16x8_t inactive, int16_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.16 Qd,Rt	Qd -> result	MVE
int32x4_t [<__arm_]vdupq_m[_n_s32](int32x4_t inactive, int32_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.32 Qd,Rt	Qd -> result	MVE
uint8x16_t [<__arm_]vdupq_m[_n_u8](uint8x16_t inactive, uint8_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.8 Qd,Rt	Qd -> result	MVE
uint16x8_t [<__arm_]vdupq_m[_n_u16](uint16x8_t inactive, uint16_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.16 Qd,Rt	Qd -> result	MVE
uint32x4_t [<__arm_]vdupq_m[_n_u32](uint32x4_t inactive, uint32_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.32 Qd,Rt	Qd -> result	MVE
float16x8_t [<__arm_]vdupq_m[_n_f16](float16x8_t inactive, float16_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.16 Qd,Rt	Qd -> result	MVE
float32x4_t [<__arm_]vdupq_m[_n_f32](float32x4_t inactive, float32_t a, mve_pred16_t p)	inactive -> Qd a -> Rt p -> Rp	VMSR P0,Rp VPST VDUPT.32 Qd,Rt	Qd -> result	MVE
mve_pred16_t [<__arm_]vcmpqq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpeqq_l_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_l_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.I8 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_l_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.II16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_l_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.I32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCMP.I8 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCMP.II16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCMP.I32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VCMP.F16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VCMP.F32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VCMP.I8 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VCMP.II16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VCMP.I32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VCMP.I8 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VCMP.II16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VCMP.I32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.I8 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.II16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.I32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.I8 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.II16 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.I32 eq,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_n_f16](float16x8_t a, float16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpeqq_m_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.I8 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpqq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.I16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpqq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.I32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpqq_m[_n_u8](uint8x16_t a, uint8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.I8 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpqq_m[_n_u16](uint16x8_t a, uint16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.I16 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpqq_m[_n_u32](uint32x4_t a, uint32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.I32 eq,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.I8 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.I16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.I32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCMP.I8 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCMP.I16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCMP.I32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_f16(float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.F16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_f32(float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.F32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_s8(int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I8 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_s16(int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_s32(int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_u8(uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I8 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_u16(uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I16 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m_u32(uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.I32 ne,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_n_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Rm	VCMP.F16 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_n_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Rm	VCMP.F32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_n_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Rm	VCMP.I8 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_n_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Rm	VCMP.I16 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpneq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VCMP.I32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VCMP.I8 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VCMP.II6 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VCMP.I32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_f16](float16x8_t a, float16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.I8 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.II6 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.I32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_u8](uint8x16_t a, uint8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.I8 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_u16](uint16x8_t a, uint16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.II6 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpneq_m[_n_u32](uint32x4_t a, uint32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.I32 ne,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.S8 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.S16 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.S32 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S16 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S32 ge,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_n[_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VCMP.F16 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_n[_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VCMP.F32 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_n[_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VCMP.S8 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpgeq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VCMP.S16 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VCMP.S32 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_n_f16](float16x8_t a, float16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S16 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgeq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S32 ge,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.S8 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.S16 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.S32 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S16 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S32 gt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_n[_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VCMP.F16 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_n[_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VCMP.F32 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_n[_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VCMP.S8 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_n[_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VCMP.S16 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_n[_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VCMP.S32 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_n_f16](float16x8_t a, float16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpgtq_m[_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [<__arm_]vcmpgtq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.S16 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgtq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.T.S32 gt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.S8 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.S16 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.S32 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.F16 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.F32 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.S8 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.S16 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.S32 le,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_n_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VCMP.F16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_n_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VCMP.F32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VCMP.S8 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VCMP.S16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.F16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.F32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.S8 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.S16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpgleq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.F32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpltq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMP.F16 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpltq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMP.F32 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpltq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCMP.S8 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [<__arm_]vcmpltq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCMP.S16 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpltq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCMP.S32 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMRS P0,Rp VPST VCMPT.F16 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S16 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.S32 lt,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq[_n_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VCMP.F16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq[_n_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VCMP.F32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VCMP.S8 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VCMP.S16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VCMP.S32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_n_f16](float16x8_t a, float16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_n_f32](float32x4_t a, float32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.F32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_n_s8](int8x16_t a, int8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S8 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_n_s16](int16x8_t a, int16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S16 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpltq_m[_n_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMPT.S32 lt,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCMP.U8 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCMP.U16 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCMP.U32 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq_m[_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.U8 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq_m[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.U16 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq_m[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMPT.U32 cs,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VCMP.U8 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VCMP.U16 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VCMP.U32 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t [__arm_]vcmpcsq_m[_n_u8](uint8x16_t a, uint8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U8 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq_m[_n_u16](uint16x8_t a, uint16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U16 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmpcsq_m[_n_u32](uint32x4_t a, uint32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U32 cs,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCMP.U8 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCMP.U16 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCMP.U32 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.U8 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.U16 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMP.U32 hi,Qn,Qm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VCMP.U8 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VCMP.U16 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VCMP.U32 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_n_u8](uint8x16_t a, uint8_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U8 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_n_u16](uint16x8_t a, uint16_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U16 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t [__arm_]vcmphiq_m[_n_u32](uint32x4_t a, uint32_t b, mve_pred16_t p)	a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VCMP.U32 hi,Qn,Rm VMRS Rd,P0	Rd -> result	MVE
int8x16_t [__arm_]vminq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMIN.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [__arm_]vminq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMIN.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [__arm_]vminq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMIN.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [__arm_]vminq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMIN.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [__arm_]vminq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMIN.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [__arm_]vminq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMIN.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [__arm_]vminq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [__arm_]vminq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [__arm_]vminq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t [__arm_]vminq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.U8 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm_vminq_m_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vminq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINT.U32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vminaq_s8(uint8x16_t a, int8x16_t b)	a -> Qda b -> Qm	VMINA.S8 Qda,Qm	Qda -> result	MVE
uint16x8_t __arm_vminaq_s16(uint16x8_t a, int16x8_t b)	a -> Qda b -> Qm	VMINA.S16 Qda,Qm	Qda -> result	MVE
uint32x4_t __arm_vminaq_s32(uint32x4_t a, int32x4_t b)	a -> Qda b -> Qm	VMINA.S32 Qda,Qm	Qda -> result	MVE
uint8x16_t __arm_vminaq_m_s8(uint8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAT.S8 Qda,Qm	Qda -> result	MVE
uint16x8_t __arm_vminaq_m_s16(uint16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAT.S16 Qda,Qm	Qda -> result	MVE
uint32x4_t __arm_vminaq_m_s32(uint32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAT.S32 Qda,Qm	Qda -> result	MVE
int8_t __arm_vminvq_s8(int8_t a, int8x16_t b)	a -> Rda b -> Qm	VMINV.S8 Rda,Qm	Rda -> result	MVE
int16_t __arm_vminvq_s16(int16_t a, int16x8_t b)	a -> Rda b -> Qm	VMINV.S16 Rda,Qm	Rda -> result	MVE
int32_t __arm_vminvq_s32(int32_t a, int32x4_t b)	a -> Rda b -> Qm	VMINV.S32 Rda,Qm	Rda -> result	MVE
uint8_t __arm_vminvq_u8(uint8_t a, uint8x16_t b)	a -> Rda b -> Qm	VMINV.U8 Rda,Qm	Rda -> result	MVE
uint16_t __arm_vminvq_u16(uint16_t a, uint16x8_t b)	a -> Rda b -> Qm	VMINV.U16 Rda,Qm	Rda -> result	MVE
uint32_t __arm_vminvq_u32(uint32_t a, uint32x4_t b)	a -> Rda b -> Qm	VMINV.U32 Rda,Qm	Rda -> result	MVE
int8_t __arm_vminvq_p_s8(int8_t a, int8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.S8 Rda,Qm	Rda -> result	MVE
int16_t __arm_vminvq_p_s16(int16_t a, int16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.S16 Rda,Qm	Rda -> result	MVE
int32_t __arm_vminvq_p_s32(int32_t a, int32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.S32 Rda,Qm	Rda -> result	MVE
uint8_t __arm_vminvq_p_u8(uint8_t a, uint8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.U8 Rda,Qm	Rda -> result	MVE
uint16_t __arm_vminvq_p_u16(uint16_t a, uint16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.U16 Rda,Qm	Rda -> result	MVE
uint32_t __arm_vminvq_p_u32(uint32_t a, uint32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINVT.U32 Rda,Qm	Rda -> result	MVE
uint8_t __arm_vminavq_s8(uint8_t a, int8x16_t b)	a -> Rda b -> Qm	VMINAV.S8 Rda,Qm	Rda -> result	MVE
uint16_t __arm_vminavq_s16(uint16_t a, int16x8_t b)	a -> Rda b -> Qm	VMINAV.S16 Rda,Qm	Rda -> result	MVE
uint32_t __arm_vminavq_s32(uint32_t a, int32x4_t b)	a -> Rda b -> Qm	VMINAV.S32 Rda,Qm	Rda -> result	MVE
uint8_t __arm_vminavq_p_s8(uint8_t a, int8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAVT.S8 Rda,Qm	Rda -> result	MVE
uint16_t __arm_vminavq_p_s16(uint16_t a, int16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAVT.S16 Rda,Qm	Rda -> result	MVE
uint32_t __arm_vminavq_p_s32(uint32_t a, int32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINAVT.S32 Rda,Qm	Rda -> result	MVE
float16x8_t __arm_vminnmq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VMINNM.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vminnmq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VMINNM.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vminnmq_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMT.F16 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm_vminnmq_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vminnmqaq_f16(float16x8_t a, float16x8_t b)	a -> Qda b -> Qm	VMINNMA.F16 Qda,Qm	Qda -> result	MVE
float32x4_t __arm_vminnmqaq_f32(float32x4_t a, float32x4_t b)	a -> Qda b -> Qm	VMINNMA.F32 Qda,Qm	Qda -> result	MVE
float16x8_t __arm_vminnmqaq_m_f16(float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMAT.F16 Qda,Qm	Qda -> result	MVE
float32x4_t __arm_vminnmqaq_m_f32(float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMAT.F32 Qda,Qm	Qda -> result	MVE
float16_t __arm_vminnmvq_f16(float16_t a, float16x8_t b)	a -> Rda b -> Qm	VMINNMV.F16 Rda,Qm	Rda -> result	MVE
float32_t __arm_vminnmvq_f32(float32_t a, float32x4_t b)	a -> Rda b -> Qm	VMINNMV.F32 Rda,Qm	Rda -> result	MVE
float16_t __arm_vminnmvq_p_f16(float16_t a, float16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMVT.F16 Rda,Qm	Rda -> result	MVE
float32_t __arm_vminnmvq_p_f32(float32_t a, float32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMVT.F32 Rda,Qm	Rda -> result	MVE
float16_t __arm_vminnmavq_f16(float16_t a, float16x8_t b)	a -> Rda b -> Qm	VMINNMAV.F16 Rda,Qm	Rda -> result	MVE
float32_t __arm_vminnmavq_f32(float32_t a, float32x4_t b)	a -> Rda b -> Qm	VMINNMAV.F32 Rda,Qm	Rda -> result	MVE
float16_t __arm_vminnmavq_p_f16(float16_t a, float16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMAVT.F16 Rda,Qm	Rda -> result	MVE
float32_t __arm_vminnmavq_p_f32(float32_t a, float32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMINNMAVT.F32 Rda,Qm	Rda -> result	MVE
int8x16_t __arm_vmaxq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMAX.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vmaxq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMAX.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vmaxq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMAX.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vmaxq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMAX.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vmaxq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMAX.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vmaxq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMAX.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vmaxq_m_s8(int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmaxq_m_s16(int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmaxq_m_s32(int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vmaxq_m_u8(uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmaxq_m_u16(uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmaxq_m_u32(uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXT.U32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vmaxaq_s8(uint8x16_t a, uint8x16_t b)	a -> Qda b -> Qm	VMAXA.S8 Qda,Qm	Qda -> result	MVE
uint16x8_t __arm_vmaxaq_s16(uint16x8_t a, uint16x8_t b)	a -> Qda b -> Qm	VMAXA.S16 Qda,Qm	Qda -> result	MVE
uint32x4_t __arm_vmaxaq_s32(uint32x4_t a, uint32x4_t b)	a -> Qda b -> Qm	VMAXA.S32 Qda,Qm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint8x16_t [<__arm_]vmaxaq_m[_s8](uint8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAT.S8 Qda,Qm	Qda -> result	MVE
uint16x8_t [<__arm_]vmaxaq_m[_s16](uint16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAT.S16 Qda,Qm	Qda -> result	MVE
uint32x4_t [<__arm_]vmaxaq_m[_s32](uint32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAT.S32 Qda,Qm	Qda -> result	MVE
int8_t [<__arm_]vmaxvq[_s8](int8_t a, int8x16_t b)	a -> Rda b -> Qm	VMAXV.S8 Rda,Qm	Rda -> result	MVE
int16_t [<__arm_]vmaxvq[_s16](int16_t a, int16x8_t b)	a -> Rda b -> Qm	VMAXV.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vmaxvq[_s32](int32_t a, int32x4_t b)	a -> Rda b -> Qm	VMAXV.S32 Rda,Qm	Rda -> result	MVE
uint8_t [<__arm_]vmaxvq[_u8](uint8_t a, uint8x16_t b)	a -> Rda b -> Qm	VMAXV.U8 Rda,Qm	Rda -> result	MVE
uint16_t [<__arm_]vmaxvq[_u16](uint16_t a, uint16x8_t b)	a -> Rda b -> Qm	VMAXV.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmaxvq[_u32](uint32_t a, uint32x4_t b)	a -> Rda b -> Qm	VMAXV.U32 Rda,Qm	Rda -> result	MVE
int8_t [<__arm_]vmaxvq_p[_s8](int8_t a, int8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.S8 Rda,Qm	Rda -> result	MVE
int16_t [<__arm_]vmaxvq_p[_s16](int16_t a, int16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vmaxvq_p[_s32](int32_t a, int32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.S32 Rda,Qm	Rda -> result	MVE
uint8_t [<__arm_]vmaxvq_p[_u8](uint8_t a, uint8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.U8 Rda,Qm	Rda -> result	MVE
uint16_t [<__arm_]vmaxvq_p[_u16](uint16_t a, uint16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmaxvq_p[_u32](uint32_t a, uint32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXVT.U32 Rda,Qm	Rda -> result	MVE
uint8_t [<__arm_]vmaxavq[_s8](uint8_t a, int8x16_t b)	a -> Rda b -> Qm	VMAXAV.S8 Rda,Qm	Rda -> result	MVE
uint16_t [<__arm_]vmaxavq[_s16](uint16_t a, int16x8_t b)	a -> Rda b -> Qm	VMAXAV.S16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmaxavq[_s32](uint32_t a, int32x4_t b)	a -> Rda b -> Qm	VMAXAV.S32 Rda,Qm	Rda -> result	MVE
uint8_t [<__arm_]vmaxavq_p[_s8](uint8_t a, int8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAVT.S8 Rda,Qm	Rda -> result	MVE
uint16_t [<__arm_]vmaxavq_p[_s16](uint16_t a, int16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAVT.S16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmaxavq_p[_s32](uint32_t a, int32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXAVT.S32 Rda,Qm	Rda -> result	MVE
float16x8_t [<__arm_]vmaxnmq_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VMAXNM.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vmaxnmq_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VMAXNM.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vmaxnmq_m_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMT.F16 Qd,Qn,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vmaxnmq_m_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vmaxnmaq_f16](float16x8_t a, float16x8_t b)	a -> Qda b -> Qm	VMAXNMA.F16 Qda,Qm	Qda -> result	MVE
float32x4_t [<__arm_]vmaxnmaq_f32](float32x4_t a, float32x4_t b)	a -> Qda b -> Qm	VMAXNMA.F32 Qda,Qm	Qda -> result	MVE
float16x8_t [<__arm_]vmaxnmaq_m_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMAT.F16 Qda,Qm	Qda -> result	MVE
float32x4_t [<__arm_]vmaxnmaq_m_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMAT.F32 Qda,Qm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float16_t [<__arm_]vmaxnmvq[_f16](float16_t a, float16x8_t b)	a -> Rda b -> Qm	VMAXNMV.F16 Rda,Qm	Rda -> result	MVE
float32_t [<__arm_]vmaxnmvq[_f32](float32_t a, float32x4_t b)	a -> Rda b -> Qm	VMAXNMV.F32 Rda,Qm	Rda -> result	MVE
float16_t [<__arm_]vmaxnmvq_p[_f16](float16_t a, float16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMVT.F16 Rda,Qm	Rda -> result	MVE
float32_t [<__arm_]vmaxnmvq_p[_f32](float32_t a, float32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMVT.F32 Rda,Qm	Rda -> result	MVE
float16_t [<__arm_]vmaxnmavq[_f16](float16_t a, float16x8_t b)	a -> Rda b -> Qm	VMAXNMAV.F16 Rda,Qm	Rda -> result	MVE
float32_t [<__arm_]vmaxnmavq[_f32](float32_t a, float32x4_t b)	a -> Rda b -> Qm	VMAXNMAV.F32 Rda,Qm	Rda -> result	MVE
float16_t [<__arm_]vmaxnmavq_p[_f16](float16_t a, float16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMAVT.F16 Rda,Qm	Rda -> result	MVE
float32_t [<__arm_]vmaxnmavq_p[_f32](float32_t a, float32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VMAXNMAVT.F32 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_s8](uint32_t a, int8x16_t b, int8x16_t c)	a -> Rda b -> Qn c -> Qm	VABA.V8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_s16](uint32_t a, int16x8_t b, int16x8_t c)	a -> Rda b -> Qn c -> Qm	VABA.V16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_s32](uint32_t a, int32x4_t b, int32x4_t c)	a -> Rda b -> Qn c -> Qm	VABA.V32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_u8](uint32_t a, uint8x16_t b, uint8x16_t c)	a -> Rda b -> Qn c -> Qm	VABA.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_u16](uint32_t a, uint16x8_t b, uint16x8_t c)	a -> Rda b -> Qn c -> Qm	VABA.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq[_u32](uint32_t a, uint32x4_t b, uint32x4_t c)	a -> Rda b -> Qn c -> Qm	VABA.U32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_s8](uint32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.S8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_s16](uint32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.S16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_s32](uint32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_u8](uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_u16](uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vabavq_p[_u32](uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VABA.VT.U32 Rda,Qn,Qm	Rda -> result	MVE
int8x16_t [<__arm_]vabdq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VABD.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vabdq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VABD.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vabdq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VABD.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vabdq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VABD.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vabdq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VABD.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vabdq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VABD.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vabdq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VABD.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm_vabdq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VABD.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vabdq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vabdq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vabdq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vabdq_m_u8(uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vabdq_m_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vabdq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.U32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vabdq_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.F16 Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vabdq_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VABDT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vabsq_f16(float16x8_t a)	a -> Qm	VABS.F16 Qd,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vabsq_f32(float32x4_t a)	a -> Qm	VABS.F32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vabsq_s8(int8x16_t a)	a -> Qm	VABS.S8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vabsq_s16(int16x8_t a)	a -> Qm	VABS.S16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vabsq_s32(int32x4_t a)	a -> Qm	VABS.S32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vabsq_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VABST.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vabsq_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VABST.F32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vabsq_m_s8(int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VABST.S8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vabsq_m_s16(int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VABST.S16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vabsq_m_s32(int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VABST.S32 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vadcq_s32(int32x4_t a, int32x4_t b, unsigned * carry_out)	a -> Qn b -> Qm	VADCI.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
uint32x4_t __arm_vadcq_u32(uint32x4_t a, uint32x4_t b, unsigned * carry_out)	a -> Qn b -> Qm	VADCI.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
int32x4_t __arm_vadcq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, unsigned * carry_out, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADCIT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
uint32x4_t __arm_vadcq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, unsigned * carry_out, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADCIT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t [<__arm_]vadcq[_s32](int32x4_t a, int32x4_t b, unsigned * carry)	a -> Qn b -> Qm *carry -> Rt	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VADC.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
uint32x4_t [<__arm_]vadcq[_u32](uint32x4_t a, uint32x4_t b, unsigned * carry)	a -> Qn b -> Qm *carry -> Rt	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VADC.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
int32x4_t [<__arm_]vadcq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, unsigned * carry, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm *carry -> Rt p -> Rp	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VMSR P0,Rp VPST VADCT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
uint32x4_t [<__arm_]vadcq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, unsigned * carry, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm *carry -> Rt p -> Rp	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VMSR P0,Rp VPST VADCT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
float16x8_t [<__arm_]vaddq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VADD.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vaddq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VADD.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vaddq[_n_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VADD.F16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t [<__arm_]vaddq[_n_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VADD.F32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vaddq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VADD.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vaddq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VADD.II16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vaddq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VADD.I32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vaddq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VADD.I8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vaddq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VADD.II16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vaddq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VADD.I32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vaddq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VADD.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vaddq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VADD.II16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vaddq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VADD.I32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vaddq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VADD.I8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vaddq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VADD.II16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vaddq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VADD.I32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t [<__arm_]vaddq_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.F16 Qd,Qn,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vaddq_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vaddq_m[_n_f16](float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.F16 Qd,Qn,Rm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm_vaddq_m[n_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.F32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vaddq_m[s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vaddq_m[s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vaddq_m[s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vaddq_m[n_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vaddq_m[n_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vaddq_m[n_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vaddq_m[u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vaddq_m[u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vaddq_m[u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VADDT.I32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vaddq_m[n_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vaddq_m[n_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vaddq_m[n_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VADDT.I32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vcclsq[s8](int8x16_t a)	a -> Qm	VCLS.S8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vcclsq[s16](int16x8_t a)	a -> Qm	VCLS.S16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vcclsq[s32](int32x4_t a)	a -> Qm	VCLS.S32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vcclsq_m[s8](int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLST.S8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vcclsq_m[s16](int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLST.S16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vcclsq_m[s32](int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLST.S32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vclzq[s8](int8x16_t a)	a -> Qm	VCLZ.I8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vclzq[s16](int16x8_t a)	a -> Qm	VCLZ.I16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vclzq[s32](int32x4_t a)	a -> Qm	VCLZ.I32 Qd,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vclzq[u8](uint8x16_t a)	a -> Qm	VCLZ.I8 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vclzq[u16](uint16x8_t a)	a -> Qm	VCLZ.I16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vclzq[u32](uint32x4_t a)	a -> Qm	VCLZ.I32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vclzq_m[s8](int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vclzq_m[s16](int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I16 Qd,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vclzq_m[_s32](int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I32 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm_vclzq_m[_u8](uint8x16_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I8 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vclzq_m[_u16](uint16x8_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I16 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vclzq_m[_u32](uint32x4_t inactive, uint32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCLZT.I32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm_vnegq_f16](float16x8_t a)	a -> Qm	VNEG.F16 Qd,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vnegq_f32](float32x4_t a)	a -> Qm	VNEG.F32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vnegq_s8](int8x16_t a)	a -> Qm	VNEG.S8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vnegq_s16](int16x8_t a)	a -> Qm	VNEG.S16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vnegq_s32](int32x4_t a)	a -> Qm	VNEG.S32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vnegq_m_f16](float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VNEGT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vnegq_m_f32](float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VNEGT.F32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vnegq_m_s8](int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VNEGT.S8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vnegq_m_s16](int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VNEGT.S16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vnegq_m_s32](int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VNEGT.S32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vmulhq_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMULH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmulhq_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMULH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmulhq_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMULH.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vmulhq_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMULH.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulhq_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMULH.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulhq_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMULH.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vmulhq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmulhq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmulhq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vmulhq_m_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulhq_m_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulhq_m_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULHT.U32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmullbq_poly_p8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMULLB.P8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmullbq_poly_p16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMULLB.P16 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmullbq_int_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMULLB.S8 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmullbq_int_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMULLB.S16 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int64x2_t __arm_vmullbq_int_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMULLB.S32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmullbq_int_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMULLB.U8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmullbq_int_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMULLB.U16 Qd,Qn,Qm	Qd -> result	MVE
uint64x2_t __arm_vmullbq_int_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMULLB.U32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmullbq_poly_m_p8(uint16x8_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.P8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmullbq_poly_m_p16(uint32x4_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.P16 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmullbq_int_m_s8(int16x8_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.S8 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmullbq_int_m_s16(int32x4_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vmullbq_int_m_s32(int64x2_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmullbq_int_m_u8(uint16x8_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmullbq_int_m_u16(uint32x4_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint64x2_t __arm_vmullbq_int_m_u32(uint64x2_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLBT.U32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulltq_poly_p8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMULLT.P8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulltq_poly_p16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMULLT.P16 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmulltq_int_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMULLT.S8 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmulltq_int_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMULLT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vmulltq_int_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMULLT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulltq_int_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMULLT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulltq_int_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMULLT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint64x2_t __arm_vmulltq_int_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMULLT.U32 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulltq_poly_m_p8(uint16x8_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.P8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulltq_poly_m_p16(uint32x4_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.P16 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmulltq_int_m_s8(int16x8_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.S8 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vmulltq_int_m_s16(int32x4_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vmulltq_int_m_s32(int64x2_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.S32 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t [<__arm_]vmullq_int_m[_u8](uint16x8_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vmullq_int_m[_u16](uint32x4_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint64x2_t [<__arm_]vmullq_int_m[_u32](uint64x2_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULLTT.U32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vmulq_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VMUL.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vmulq_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VMUL.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vmulq_n_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Rm	VMUL.F16 Qd,Qn,Rm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vmulq_n_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Rm	VMUL.F32 Qd,Qn,Rm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vmulq_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMUL.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vmulq_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMUL.II16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vmulq_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMUL.II32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vmulq_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VMUL.I8 Qd,Qn,Rm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vmulq_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VMUL.II16 Qd,Qn,Rm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vmulq_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VMUL.II32 Qd,Qn,Rm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vmulq_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMUL.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vmulq_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMUL.II16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vmulq_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMUL.II32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vmulq_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VMUL.I8 Qd,Qn,Rm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vmulq_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VMUL.II16 Qd,Qn,Rm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vmulq_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VMUL.II32 Qd,Qn,Rm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vmulq_m_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.F16 Qd,Qn,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vmulq_m_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vmulq_m_n_f16](float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.F16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t [<__arm_]vmulq_m_n_f32](float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.F32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vmulq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.I8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vmulq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.II16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vmulq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.II32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vmulq_m_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I8 Qd,Qn,Rm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t __arm_vmulq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vmulq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vmulq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.I8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vmulq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.I16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vmulq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMULT.I32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vmulq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vmulq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vmulq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VMULT.I32 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vsbcq[_s32](int32x4_t a, int32x4_t b, unsigned * carry_out)	a -> Qn b -> Qm	VSBCLI32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
uint32x4_t __arm_vsbcq[_u32](uint32x4_t a, uint32x4_t b, unsigned * carry_out)	a -> Qn b -> Qm	VSBCI.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
int32x4_t __arm_vsbcq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, unsigned * carry_out, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSBCIT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
uint32x4_t __arm_vsbcq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, unsigned * carry_out, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSBCIT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry_out	MVE
int32x4_t __arm_vsbcq[_s32](int32x4_t a, int32x4_t b, unsigned * carry)	a -> Qn b -> Qm *carry -> Rt	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VSBC.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
uint32x4_t __arm_vsbcq[_u32](uint32x4_t a, uint32x4_t b, unsigned * carry)	a -> Qn b -> Qm *carry -> Rt	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VSBC.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
int32x4_t __arm_vsbcq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, unsigned * carry, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm *carry -> Rt p -> Rp	VMRS Rs,FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VMSR P0,Rp VPST VSBCIT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_]vsbcq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, unsigned * carry, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm *carry -> Rt p -> Rp	VMRs.FPSCR_nzcvqc BFI Rs,Rt,#29,#1 VMSR FPSCR_nzcvqc,Rs VMSR P0,Rp VPST VSBCT.I32 Qd,Qn,Qm VMRS Rt,FPSCR_nzcvqc LSR Rt,#29 AND Rt,#1	Qd -> result Rt -> *carry	MVE
int8x16_t [<__arm_]vsubq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VSUB.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vsubq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VSUB.II6 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vsubq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VSUB.I32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vsubq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VSUB.I8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vsubq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VSUB.II6 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vsubq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VSUB.I32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vsubq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VSUB.I8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vsubq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VSUB.II6 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vsubq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VSUB.I32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vsubq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VSUB.I8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vsubq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VSUB.II6 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vsubq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VSUB.I32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t [<__arm_]vsubq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VSUB.F16 Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vsubq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VSUB.F32 Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vsubq[_n_f16](float16x8_t a, float16_t b)	a -> Qn b -> Rm	VSUB.F16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t [<__arm_]vsubq[_n_f32](float32x4_t a, float32_t b)	a -> Qn b -> Rm	VSUB.F32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vsubq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.I8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vsubq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.II6 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vsubq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.I32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vsubq_m[_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.I8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vsubq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.II6 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vsubq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.I32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vsubq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.I8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vsubq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.II6 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vsubq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.I32 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint8x16_t [<__arm_]vsubq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.I8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vsubq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.II6 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vsubq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.II32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t [<__arm_]vsubq_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.F16 Qd,Qn,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vsubq_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VSUBT.F32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vsuq_m[_n_f16](float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.F16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t [<__arm_]vsuq_m[_n_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VSUBT.F32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t [<__arm_]vcaddq_rot90[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCADD.F16 Qd,Qn,Qm,#90	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcaddq_rot90[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCADD.F32 Qd,Qn,Qm,#90	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vcaddq_rot90[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCADD.I8 Qd,Qn,Qm,#90	Qd -> result	MVE
int16x8_t [<__arm_]vcaddq_rot90[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCADD.II6 Qd,Qn,Qm,#90	Qd -> result	MVE
int32x4_t [<__arm_]vcaddq_rot90[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCADD.III2 Qd,Qn,Qm,#90	Qd -> result	MVE
uint8x16_t [<__arm_]vcaddq_rot90[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCADD.I8 Qd,Qn,Qm,#90	Qd -> result	MVE
uint16x8_t [<__arm_]vcaddq_rot90[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCADD.II6 Qd,Qn,Qm,#90	Qd -> result	MVE
uint32x4_t [<__arm_]vcaddq_rot90[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCADD.III2 Qd,Qn,Qm,#90	Qd -> result	MVE
float16x8_t [<__arm_]vcaddq_rot270[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCADD.F16 Qd,Qn,Qm,#270	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcaddq_rot270[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCADD.F32 Qd,Qn,Qm,#270	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vcaddq_rot270[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VCADD.I8 Qd,Qn,Qm,#270	Qd -> result	MVE
int16x8_t [<__arm_]vcaddq_rot270[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VCADD.II6 Qd,Qn,Qm,#270	Qd -> result	MVE
int32x4_t [<__arm_]vcaddq_rot270[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VCADD.III2 Qd,Qn,Qm,#270	Qd -> result	MVE
uint8x16_t [<__arm_]vcaddq_rot270[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VCADD.I8 Qd,Qn,Qm,#270	Qd -> result	MVE
uint16x8_t [<__arm_]vcaddq_rot270[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VCADD.II6 Qd,Qn,Qm,#270	Qd -> result	MVE
uint32x4_t [<__arm_]vcaddq_rot270[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VCADD.III2 Qd,Qn,Qm,#270	Qd -> result	MVE
float16x8_t [<__arm_]vcaddq_rot90_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.F16 Qd,Qn,Qm,#90	Qd -> result	MVE
float32x4_t [<__arm_]vcaddq_rot90_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.F32 Qd,Qn,Qm,#90	Qd -> result	MVE
int8x16_t [<__arm_]vcaddq_rot90_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I8 Qd,Qn,Qm,#90	Qd -> result	MVE
int16x8_t [<__arm_]vcaddq_rot90_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.II6 Qd,Qn,Qm,#90	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vcaddq_rot90_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I32 Qd,Qn,Qm,#90	Qd -> result	MVE
uint8x16_t __arm_vcaddq_rot90_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I8 Qd,Qn,Qm,#90	Qd -> result	MVE
uint16x8_t __arm_vcaddq_rot90_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.II16 Qd,Qn,Qm,#90	Qd -> result	MVE
uint32x4_t __arm_vcaddq_rot90_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I32 Qd,Qn,Qm,#90	Qd -> result	MVE
float16x8_t __arm_vcaddq_rot270_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.F16 Qd,Qn,Qm,#270	Qd -> result	MVE
float32x4_t __arm_vcaddq_rot270_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.F32 Qd,Qn,Qm,#270	Qd -> result	MVE
int8x16_t __arm_vcaddq_rot270_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I8 Qd,Qn,Qm,#270	Qd -> result	MVE
int16x8_t __arm_vcaddq_rot270_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.II16 Qd,Qn,Qm,#270	Qd -> result	MVE
int32x4_t __arm_vcaddq_rot270_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I32 Qd,Qn,Qm,#270	Qd -> result	MVE
uint8x16_t __arm_vcaddq_rot270_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I8 Qd,Qn,Qm,#270	Qd -> result	MVE
uint16x8_t __arm_vcaddq_rot270_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.II16 Qd,Qn,Qm,#270	Qd -> result	MVE
uint32x4_t __arm_vcaddq_rot270_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCADDT.I32 Qd,Qn,Qm,#270	Qd -> result	MVE
float16x8_t __arm_vcmlaq[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F16 Qda,Qn,Qm,#0	Qda -> result	MVE/NEON
float32x4_t __arm_vcmlaq[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F32 Qda,Qn,Qm,#0	Qda -> result	MVE/NEON
float16x8_t __arm_vcmlaq_rot90[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F16 Qda,Qn,Qm,#90	Qda -> result	MVE/NEON
float32x4_t __arm_vcmlaq_rot90[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F32 Qda,Qn,Qm,#90	Qda -> result	MVE/NEON
float16x8_t __arm_vcmlaq_rot180[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F16 Qda,Qn,Qm,#180	Qda -> result	MVE/NEON
float32x4_t __arm_vcmlaq_rot180[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F32 Qda,Qn,Qm,#180	Qda -> result	MVE/NEON
float16x8_t __arm_vcmlaq_rot270[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F16 Qda,Qn,Qm,#270	Qda -> result	MVE/NEON
float32x4_t __arm_vcmlaq_rot270[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VCMLA.F32 Qda,Qn,Qm,#270	Qda -> result	MVE/NEON
float16x8_t __arm_vcmlaq_m[_f16](float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F16 Qda,Qn,Qm,#0	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm_vcmraq_m_f32(float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F32 Qda,Qn,Qm,#0	Qda -> result	MVE
float16x8_t __arm_vcmraq_rot90_m_f16(float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F16 Qda,Qn,Qm,#90	Qda -> result	MVE
float32x4_t __arm_vcmraq_rot90_m_f32(float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F32 Qda,Qn,Qm,#90	Qda -> result	MVE
float16x8_t __arm_vcmraq_rot180_m_f16(float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F16 Qda,Qn,Qm,#180	Qda -> result	MVE
float32x4_t __arm_vcmraq_rot180_m_f32(float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F32 Qda,Qn,Qm,#180	Qda -> result	MVE
float16x8_t __arm_vcmlaq_rot270_m_f16(float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F16 Qda,Qn,Qm,#270	Qda -> result	MVE
float32x4_t __arm_vcmlaq_rot270_m_f32(float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VCMLAT.F32 Qda,Qn,Qm,#270	Qda -> result	MVE
float16x8_t __arm_vcmlq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMUL.F16 Qd,Qn,Qm,#0	Qd -> result	MVE
float32x4_t __arm_vcmlq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMUL.F32 Qd,Qn,Qm,#0	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot90_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMUL.F16 Qd,Qn,Qm,#90	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot90_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMUL.F32 Qd,Qn,Qm,#90	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot180_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMUL.F16 Qd,Qn,Qm,#180	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot180_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMUL.F32 Qd,Qn,Qm,#180	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot270_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VCMUL.F16 Qd,Qn,Qm,#270	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot270_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VCMUL.F32 Qd,Qn,Qm,#270	Qd -> result	MVE
float16x8_t __arm_vcmlq_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F16 Qd,Qn,Qm,#0	Qd -> result	MVE
float32x4_t __arm_vcmlq_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F32 Qd,Qn,Qm,#0	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot90_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F16 Qd,Qn,Qm,#90	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot90_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F32 Qd,Qn,Qm,#90	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot180_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F16 Qd,Qn,Qm,#180	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot180_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F32 Qd,Qn,Qm,#180	Qd -> result	MVE
float16x8_t __arm_vcmlq_rot270_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F16 Qd,Qn,Qm,#270	Qd -> result	MVE
float32x4_t __arm_vcmlq_rot270_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VCMULT.F32 Qd,Qn,Qm,#270	Qd -> result	MVE
int8x16_t __arm_vqabsq_s8(int8x16_t a)	a -> Qm	VQABS.S8 Qd,Qm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vqabsq[_s16](int16x8_t a)	a -> Qm	VQABS.S16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqabsq[_s32](int32x4_t a)	a -> Qm	VQABS.S32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqabsq_m[_s8](int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQABST.S8 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqabsq_m[_s16](int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQABST.S16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqabsq_m[_s32](int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQABST.S32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqaddq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VQADD.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vqaddq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQADD.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vqaddq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQADD.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vqaddq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VQADD.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vqaddq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VQADD.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vqaddq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VQADD.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vqaddq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VQADD.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vqaddq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQADD.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqaddq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQADD.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vqaddq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VQADD.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vqaddq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VQADD.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vqaddq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VQADD.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqaddq_m[_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vqaddq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vqaddq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vqaddq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vqaddq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vqaddq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQADDT.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vqaddq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqaddq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqaddq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqaddq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.U8 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm_vqaddq_m_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vqaddq_m_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQADDT.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqdmladhq_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqdmladhq_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmladhq_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADH.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqdmladhq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqdmladhq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmladhq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqdmladhxq_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADHX.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqdmladhxq_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADHX.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmladhxq_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLADHX.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqdmladhxq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHXT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqdmladhxq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHXT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmladhxq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLADHXT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqrdrmldhq_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMMLADH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqrdrmldhq_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMMLADH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqrdrmldhq_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMMLADH.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqrdrmldhq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMMLADHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqrdrmldhq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMMLADHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqrdrmldhq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMMLADHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqrdrmldhxq_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMMLADHX.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqrdrmldhxq_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMMLADHX.S16 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vqrdrmldhxq_s32(int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMLADHX.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqrdrmldhxq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMLADHXT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqrdrmldhxq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMLADHXT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqrdrmldhxq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMLADHXT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqdmlahq_n_s8(int8x16_t a, int8x16_t b, int8_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t __arm_vqdmlahq_n_s16(int16x8_t a, int16x8_t b, int16_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t __arm_vqdmlahq_n_s32(int32x4_t a, int32x4_t b, int32_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t __arm_vqdmlahq_n_u8(uint8x16_t a, uint8x16_t b, uint8_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t __arm_vqdmlahq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t __arm_vqdmlahq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)	a -> Qda b -> Qn c -> Rm	VQDMLAH.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t __arm_vqdmlahq_m_n_s8(int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t __arm_vqdmlahq_m_n_s16(int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t __arm_vqdmlahq_m_n_s32(int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t __arm_vqdmlahq_m_n_u8(uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t __arm_vqdmlahq_m_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t __arm_vqdmlahq_m_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQDMAHT.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t __arm_vqrdrmldhxq_n_s8(int8x16_t a, int8x16_t b, int8_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t __arm_vqrdrmldhxq_n_s16(int16x8_t a, int16x8_t b, int16_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t __arm_vqrdrmldhxq_n_s32(int32x4_t a, int32x4_t b, int32_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t __arm_vqrdrmldhxq_n_u8(uint8x16_t a, uint8x16_t b, uint8_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t __arm_vqrdrmldhxq_n_u16(uint16x8_t a, uint16x8_t b, uint16_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t __arm_vqrdrmldhxq_n_u32(uint32x4_t a, uint32x4_t b, uint32_t c)	a -> Qda b -> Qn c -> Rm	VQRDMLAH.U32 Qda,Qn,Rm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vqrdrmahlq_m[_n_s8](int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vqrdrmahlq_m[_n_s16](int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vqrdrmahlq_m[_n_s32](int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqrdrmahlq_m[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vqrdrmahlq_m[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vqrdrmahlq_m[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMAHT.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vqrdrmashq[_n_s8](int8x16_t a, int8x16_t b, int8_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vqrdrmashq[_n_s16](int16x8_t a, int16x8_t b, int16_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vqrdrmashq[_n_s32](int32x4_t a, int32x4_t b, int32_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqrdrmashq[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vqrdrmashq[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vqrdrmashq[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c)	a -> Qda b -> Qn c -> Rm	VQRDMASH.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vqrdrmashq_m[_n_s8](int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vqrdrmashq_m[_n_s16](int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vqrdrmashq_m[_n_s32](int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqrdrmashq_m[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vqrdrmashq_m[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vqrdrmashq_m[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMLASHT.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vqdmlsdhq[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmlsdhq[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmlsdhq[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDH.S32 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vqdmlsdhq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmlsdhq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmlsdhq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqdmlsdhxq[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDHX.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmlsdhxq[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDHX.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmlsdhxq[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQDMLSDHX.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqdmlsdhxq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHXT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmlsdhxq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHXT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmlsdhxq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMLSDHXT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdrmldhq[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdrmldhq[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdrmldhq[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDH.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdrmldhq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdrmldhq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdrmldhq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdrmldhxq[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDHX.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdrmldhxq[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDHX.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdrmldhxq[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b)	inactive -> Qd a -> Qn b -> Qm	VQRDMILSDHX.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdrmldhxq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHXT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdrmldhxq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHXT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdrmldhxq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMILSDHXT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqdmulhq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VQDMULH.S8 Qd,Qn,Rm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vqdmulhq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQDMULH.S16 Qd,Qn,Rm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqdmulhq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQDMULH.S32 Qd,Qn,Rm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqdmulhq_m[_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmulhq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmulhq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vqdmulhq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VQDMULH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmulhq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQDMULH.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqdmulhq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQDMULH.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqdmulhq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqdmulhq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmulhq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdfmulhq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VQRDMULH.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdfmulhq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQRDMULH.S16 Qd,Qn,Rm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqrdfmulhq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQRDMULH.S32 Qd,Qn,Rm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqrdfmulhq_m[_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdfmulhq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdfmulhq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vqrdfmulhq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VQRDMULH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdfmulhq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQRDMULH.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqrdfmulhq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQRDMULH.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqrdfmulhq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqrdfmulhq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqrdfmulhq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQRDMULHT.S32 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vqdmullbq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQDMULLB.S16 Qd,Qn,Rm	Qd -> result	MVE
int64x2_t [<__arm_]vqdmullbq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQDMULLB.S32 Qd,Qn,Rm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vqdmullbq_m_n_s16(int32x4_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULLBT.S16 Qd,Qn,Rm	Qd -> result	MVE
int64x2_t __arm_vqdmullbq_m_n_s32(int64x2_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULLBT.S32 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vqdmullbq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQDMULLB.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vqdmullbq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQDMULLB.S32 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmullbq_m_s16(int32x4_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULLBT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vqdmullbq_m_s32(int64x2_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULLBT.S32 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmulltq_n_s16(int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQDMULLT.S16 Qd,Qn,Rm	Qd -> result	MVE
int64x2_t __arm_vqdmulltq_n_s32(int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQDMULLT.S32 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vqdmulltq_m_n_s16(int32x4_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULLTT.S16 Qd,Qn,Rm	Qd -> result	MVE
int64x2_t __arm_vqdmulltq_m_n_s32(int64x2_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQDMULLTT.S32 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vqdmulltq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQDMULLT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vqdmulltq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQDMULLT.S32 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqdmulltq_m_s16(int32x4_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULLTT.S16 Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm_vqdmulltq_m_s32(int64x2_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQDMULLTT.S32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vqneggq_s8(int8x16_t a)	a -> Qm	VQNEG.S8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vqneggq_s16(int16x8_t a)	a -> Qm	VQNEG.S16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vqneggq_s32(int32x4_t a)	a -> Qm	VQNEG.S32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vqneggq_ml_s8(int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQNEGT.S8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vqneggq_ml_s16(int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQNEGT.S16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vqneggq_ml_s32(int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VQNEGT.S32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vqsubq_n_s8(int8x16_t a, int8_t b)	a -> Qn b -> Rm	VQSUB.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vqsubq_n_s16(int16x8_t a, int16_t b)	a -> Qn b -> Rm	VQSUB.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vqsubq_n_s32(int32x4_t a, int32_t b)	a -> Qn b -> Rm	VQSUB.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vqsubq_n_u8(uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VQSUB.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vqsubq_n_u16(uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VQSUB.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vqsubq_n_u32(uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VQSUB.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vqsubq_ml_n_s8(int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qn p -> Rp	VMSR P0,Rp VPST VQSUBT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vqsubq_ml_n_s16(int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qn p -> Rp	VMSR P0,Rp VPST VQSUBT.S16 Qd,Qn,Rm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vqsubq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQSUBT.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vqsubq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQSUBT.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vqsubq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQSUBT.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vqsubq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VQSUBT.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vqsubq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VQSUB.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vqsubq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VQSUB.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vqsubq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VQSUB.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vqsubq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VQSUB.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vqsubq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VQSUB.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vqsubq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VQSUB.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vqsubq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vqsubq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vqsubq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vqsubq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vqsubq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vqsubq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VQSUBT.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16x2_t __arm_vld2q[_s8](int8_t const * addr)	addr -> Rn	VLD20.8 {Qd - Qd2},[Rn] VLD21.8 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
int16x8x2_t __arm_vld2q[_s16](int16_t const * addr)	addr -> Rn	VLD20.16 {Qd - Qd2},[Rn] VLD21.16 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
int32x4x2_t __arm_vld2q[_s32](int32_t const * addr)	addr -> Rn	VLD20.32 {Qd - Qd2},[Rn] VLD21.32 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
uint8x16x2_t __arm_vld2q[_u8](uint8_t const * addr)	addr -> Rn	VLD20.8 {Qd - Qd2},[Rn] VLD21.8 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
uint16x8x2_t __arm_vld2q[_u16](uint16_t const * addr)	addr -> Rn	VLD20.16 {Qd - Qd2},[Rn] VLD21.16 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
uint32x4x2_t __arm_vld2q[_u32](uint32_t const * addr)	addr -> Rn	VLD20.32 {Qd - Qd2},[Rn] VLD21.32 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float16x8x2_t [<__arm_]vld2q[_f16](float16_t const * addr)	addr -> Rn	VLD20.16 {Qd - Qd2},[Rn] VLD21.16 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
float32x4x2_t [<__arm_]vld2q[_f32](float32_t const * addr)	addr -> Rn	VLD20.32 {Qd - Qd2},[Rn] VLD21.32 {Qd - Qd2},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1]	MVE
int8x16x4_t [<__arm_]vld4q[_s8](int8_t const * addr)	addr -> Rn	VLD40.8 {Qd - Qd4},[Rn] VLD41.8 {Qd - Qd4},[Rn] VLD42.8 {Qd - Qd4},[Rn] VLD43.8 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
int16x8x4_t [<__arm_]vld4q[_s16](int16_t const * addr)	addr -> Rn	VLD40.16 {Qd - Qd4},[Rn] VLD41.16 {Qd - Qd4},[Rn] VLD42.16 {Qd - Qd4},[Rn] VLD43.16 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
int32x4x4_t [<__arm_]vld4q[_s32](int32_t const * addr)	addr -> Rn	VLD40.32 {Qd - Qd4},[Rn] VLD41.32 {Qd - Qd4},[Rn] VLD42.32 {Qd - Qd4},[Rn] VLD43.32 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
uint8x16x4_t [<__arm_]vld4q[_u8](uint8_t const * addr)	addr -> Rn	VLD40.8 {Qd - Qd4},[Rn] VLD41.8 {Qd - Qd4},[Rn] VLD42.8 {Qd - Qd4},[Rn] VLD43.8 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
uint16x8x4_t [<__arm_]vld4q[_u16](uint16_t const * addr)	addr -> Rn	VLD40.16 {Qd - Qd4},[Rn] VLD41.16 {Qd - Qd4},[Rn] VLD42.16 {Qd - Qd4},[Rn] VLD43.16 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
uint32x4x4_t [<__arm_]vld4q[_u32](uint32_t const * addr)	addr -> Rn	VLD40.32 {Qd - Qd4},[Rn] VLD41.32 {Qd - Qd4},[Rn] VLD42.32 {Qd - Qd4},[Rn] VLD43.32 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
float16x8x4_t [<__arm_]vld4q[_f16](float16_t const * addr)	addr -> Rn	VLD40.16 {Qd - Qd4},[Rn] VLD41.16 {Qd - Qd4},[Rn] VLD42.16 {Qd - Qd4},[Rn] VLD43.16 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
float32x4x4_t [<__arm_]vld4q[_f32](float32_t const * addr)	addr -> Rn	VLD40.32 {Qd - Qd4},[Rn] VLD41.32 {Qd - Qd4},[Rn] VLD42.32 {Qd - Qd4},[Rn] VLD43.32 {Qd - Qd4},[Rn]	Qd -> result.val[0] Qd2 -> result.val[1] Qd3 -> result.val[2] Qd4 -> result.val[3]	MVE
int8x16_t [<__arm_]vldrbq_s8(int8_t const * base)	base -> Rn	VLDRB.8 Qd,[Rn]	Qd -> result	MVE
int16x8_t [<__arm_]vldrbq_s16(int8_t const * base)	base -> Rn	VLDRB.S16 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrbq_s32(int8_t const * base)	base -> Rn	VLDRB.S32 Qd,[Rn]	Qd -> result	MVE
uint8x16_t [<__arm_]vldrbq_u8(uint8_t const * base)	base -> Rn	VLDRB.8 Qd,[Rn]	Qd -> result	MVE
uint16x8_t [<__arm_]vldrbq_u16(uint8_t const * base)	base -> Rn	VLDRB.U16 Qd,[Rn]	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_]vldrbq_z_u32(uint8_t const * base)	base -> Rn	VLDRB.U32 Qd,[Rn]	Qd -> result	MVE
int8x16_t [<__arm_]vldrbq_z_s8(int8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.8 Qd,[Rn]	Qd -> result	MVE
int16x8_t [<__arm_]vldrbq_z_s16(int8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.S16 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrbq_z_s32(int8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.S32 Qd,[Rn]	Qd -> result	MVE
uint8x16_t [<__arm_]vldrbq_z_u8(uint8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.8 Qd,[Rn]	Qd -> result	MVE
uint16x8_t [<__arm_]vldrbq_z_u16(uint8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.U16 Qd,[Rn]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrbq_z_u32(uint8_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRBT.U32 Qd,[Rn]	Qd -> result	MVE
int16x8_t [<__arm_]vldrhq_z_s16(int16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrhq_z_s32(int16_t const * base)	base -> Rn	VLDRH.S32 Qd,[Rn]	Qd -> result	MVE
uint16x8_t [<__arm_]vldrhq_z_u16(uint16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrhq_z_u32(uint16_t const * base)	base -> Rn	VLDRH.U32 Qd,[Rn]	Qd -> result	MVE
float16x8_t [<__arm_]vldrhq_f16(float16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE
int16x8_t [<__arm_]vldrhq_z_s16(int16_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRHT.S16 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrhq_z_s32(int16_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRHT.S32 Qd,[Rn]	Qd -> result	MVE
uint16x8_t [<__arm_]vldrhq_z_u16(uint16_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRHT.U16 Qd,[Rn]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrhq_z_u32(uint16_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRHT.U32 Qd,[Rn]	Qd -> result	MVE
float16x8_t [<__arm_]vldrhq_z_f16(float16_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRHT.F16 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrwq_z_s32(int32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrwq_z_u32(uint32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE
float32x4_t [<__arm_]vldrwq_z_f32(float32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE
int32x4_t [<__arm_]vldrwq_z_s32(int32_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRWT.32 Qd,[Rn]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrwq_z_u32(uint32_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRWT.32 Qd,[Rn]	Qd -> result	MVE
float32x4_t [<__arm_]vldrwq_z_f32(float32_t const * base, mve_pred16_t p)	base -> Rn p -> Rp	VMSR P0,Rp VPST VLDRWT.32 Qd,[Rn]	Qd -> result	MVE
int8x16_t [<__arm_]vld1q_z_s8(int8_t const * base)	base -> Rn	VLDRB.8 Qd,[Rn]	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vld1q_z_s16(int16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vld1q_z_s32(int32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vld1q_z_u8(uint8_t const * base)	base -> Rn	VLDRB.8 Qd,[Rn]	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vld1q_z_u16(uint16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vld1q_z_u32(uint32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vld1q_z_f16(float16_t const * base)	base -> Rn	VLDRH.16 Qd,[Rn]	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vld1q_z_f32(float32_t const * base)	base -> Rn	VLDRW.32 Qd,[Rn]	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vldrhq_gather_offset_z_s16(int16_t const * base, uint16x8_t offset)	base -> Rn offset -> Qm	VLDRH.U16 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [<__arm_]vldrhq_gather_offset_z_s32(int16_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRH.S32 Qd,[Rn,Qm]	Qd -> result	MVE
uint16x8_t [<__arm_]vldrhq_gather_offset_z_u16(uint16_t const * base, uint16x8_t offset)	base -> Rn offset -> Qm	VLDRH.U16 Qd,[Rn,Qm]	Qd -> result	MVE
uint32x4_t [<__arm_]vldrhq_gather_offset_z_u32(uint16_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRH.U32 Qd,[Rn,Qm]	Qd -> result	MVE
float16x8_t [<__arm_]vldrhq_gather_offset_z_f16(float16_t const * base, uint16x8_t offset)	base -> Rn offset -> Qm	VLDRH.F16 Qd,[Rn,Qm]	Qd -> result	MVE
int16x8_t [<__arm_]vldrhq_gather_offset_z_s16(int16_t const * base, uint16x8_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRH.U16 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [<__arm_]vldrhq_gather_offset_z_s32(int16_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRH.T.S32 Qd,[Rn,Qm]	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t [ __arm_vldrhq_gather_offset_z[_u16](uint16_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U16 Qd,[Rn,Qm]	Qd -> result	MVE
uint32x4_t [ __arm_vldrhq_gather_offset_z[_u32](uint16_t const * base, uint32x4_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U32 Qd,[Rn,Qm]	Qd -> result	MVE
float16x8_t [ __arm_vldrhq_gather_offset_z[_f16](float16_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.F16 Qd,[Rn,Qm]	Qd -> result	MVE
int16x8_t [ __arm_vldrhq_gather_shifted_offset[_s16](int16_t const * base, uint16x8_t offset) ]	base -> Rn offset -> Qm	VLDRT.U16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
int32x4_t [ __arm_vldrhq_gather_shifted_offset[_s32](int16_t const * base, uint32x4_t offset) ]	base -> Rn offset -> Qm	VLDRT.S32 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
uint16x8_t [ __arm_vldrhq_gather_shifted_offset[_u16](uint16_t const * base, uint16x8_t offset) ]	base -> Rn offset -> Qm	VLDRT.U16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
uint32x4_t [ __arm_vldrhq_gather_shifted_offset[_u32](uint16_t const * base, uint32x4_t offset) ]	base -> Rn offset -> Qm	VLDRT.U32 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
float16x8_t [ __arm_vldrhq_gather_shifted_offset[_f16](float16_t const * base, uint16x8_t offset) ]	base -> Rn offset -> Qm	VLDRT.F16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
int16x8_t [ __arm_vldrhq_gather_shifted_offset_z[_s16](int16_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
int32x4_t [ __arm_vldrhq_gather_shifted_offset_z[_s32](int16_t const * base, uint32x4_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.S32 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
uint16x8_t [ __arm_vldrhq_gather_shifted_offset_z[_u16](uint16_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
uint32x4_t [ __arm_vldrhq_gather_shifted_offset_z[_u32](uint16_t const * base, uint32x4_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U32 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
float16x8_t [ __arm_vldrhq_gather_shifted_offset_z[_f16](float16_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.F16 Qd,[Rn,Qm,UXTW #1]	Qd -> result	MVE
int8x16_t [ __arm_vldrbq_gather_offset[_s8](int8_t const * base, uint8x16_t offset) ]	base -> Rn offset -> Qm	VLDRTB.U8 Qd,[Rn,Qm]	Qd -> result	MVE
int16x8_t [ __arm_vldrbq_gather_offset[_s16](int8_t const * base, uint16x8_t offset) ]	base -> Rn offset -> Qm	VLDRTB.S16 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [ __arm_vldrbq_gather_offset[_s32](int8_t const * base, uint32x4_t offset) ]	base -> Rn offset -> Qm	VLDRTB.S32 Qd,[Rn,Qm]	Qd -> result	MVE
uint8x16_t [ __arm_vldrbq_gather_offset[_u8](uint8_t const * base, uint8x16_t offset) ]	base -> Rn offset -> Qm	VLDRTB.U8 Qd,[Rn,Qm]	Qd -> result	MVE
uint16x8_t [ __arm_vldrbq_gather_offset[_u16](uint8_t const * base, uint16x8_t offset) ]	base -> Rn offset -> Qm	VLDRTB.U16 Qd,[Rn,Qm]	Qd -> result	MVE
uint32x4_t [ __arm_vldrbq_gather_offset[_u32](uint8_t const * base, uint32x4_t offset) ]	base -> Rn offset -> Qm	VLDRTB.U32 Qd,[Rn,Qm]	Qd -> result	MVE
int8x16_t [ __arm_vldrbq_gather_offset_z[_s8](int8_t const * base, uint8x16_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.U8 Qd,[Rn,Qm]	Qd -> result	MVE
int16x8_t [ __arm_vldrbq_gather_offset_z[_s16](int8_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.S16 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [ __arm_vldrbq_gather_offset_z[_s32](int8_t const * base, uint32x4_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.S32 Qd,[Rn,Qm]	Qd -> result	MVE
uint8x16_t [ __arm_vldrbq_gather_offset_z[_u8](uint8_t const * base, uint8x16_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.U8 Qd,[Rn,Qm]	Qd -> result	MVE
uint16x8_t [ __arm_vldrbq_gather_offset_z[_u16](uint8_t const * base, uint16x8_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.U16 Qd,[Rn,Qm]	Qd -> result	MVE
uint32x4_t [ __arm_vldrbq_gather_offset_z[_u32](uint8_t const * base, uint32x4_t offset, mve_pred16_t p) ]	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRTB.U32 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [ __arm_vldrwq_gather_offset[_s32](int32_t const * base, uint32x4_t offset) ]	base -> Rn offset -> Qm	VLDRTW.U32 Qd,[Rn,Qm]	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_vldrwo_gather_offset_u32](uint32_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRW.U32 Qd,[Rn,Qm]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_offset_f32](float32_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRW.U32 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_offset_z_s32](int32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm]	Qd -> result	MVE
uint32x4_t [<__arm_vldrwo_gather_offset_z_u32](uint32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_offset_z_f32](float32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_shifted_offset_s32](int32_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRW.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
uint32x4_t [<__arm_vldrwo_gather_shifted_offset_u32](uint32_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRW.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_shifted_offset_f32](float32_t const * base, uint32x4_t offset)	base -> Rn offset -> Qm	VLDRW.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_shifted_offset_z_s32](int32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
uint32x4_t [<__arm_vldrwo_gather_shifted_offset_z_u32](uint32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_shifted_offset_z_f32](float32_t const * base, uint32x4_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Rn,Qm,UXTW #2]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_base_s32](uint32x4_t addr, const int offset)	addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]	Qd -> result	MVE
uint32x4_t [<__arm_vldrwo_gather_base_u32](uint32x4_t addr, const int offset)	addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_base_f32](uint32x4_t addr, const int offset)	addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_base_z_s32](uint32x4_t addr, const int offset, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]	Qd -> result	MVE
uint32x4_t [<__arm_vldrwo_gather_base_z_u32](uint32x4_t addr, const int offset, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]	Qd -> result	MVE
float32x4_t [<__arm_vldrwo_gather_base_z_f32](uint32x4_t addr, const int offset, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]	Qd -> result	MVE
int32x4_t [<__arm_vldrwo_gather_base_wb_s32](uint32x4_t * addr, const int offset)	*addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
uint32x4_t [<__arm_vldrwo_gather_base_wb_u32](uint32x4_t * addr, const int offset)	*addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
float32x4_t [<__arm_vldrwo_gather_base_wb_f32](uint32x4_t * addr, const int offset)	*addr -> Qn offset in +/- 4*[0..127]	VLDRW.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
int32x4_t [<__arm_vldrwo_gather_base_wb_z_s32](uint32x4_t * addr, const int offset, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
uint32x4_t [<__arm_vldrwo_gather_base_wb_z_u32](uint32x4_t * addr, const int offset, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
float32x4_t [<__arm_vldrwo_gather_base_wb_z_f32](uint32x4_t * addr, const int offset, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRWT.U32 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int64x2_t __arm_vlrdq_gather_offset[_s64](int64_t const * base, uint64x2_t offset)	base -> Rn offset -> Qm	VLDRD.U64 Qd,[Rn,Qm]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_offset[_u64](uint64_t const * base, uint64x2_t offset)	base -> Rn offset -> Qm	VLDRD.U64 Qd,[Rn,Qm]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_offset_z[_s64](int64_t const * base, uint64x2_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Rn,Qm]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_offset_z[_u64](uint64_t const * base, uint64x2_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Rn,Qm]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_shifted_offset[_s64](int64_t const * base, uint64x2_t offset)	base -> Rn offset -> Qm	VLDRD.U64 Qd,[Rn,Qm,UXTW #3]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_shifted_offset[_u64](uint64_t const * base, uint64x2_t offset)	base -> Rn offset -> Qm	VLDRD.U64 Qd,[Rn,Qm,UXTW #3]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_shifted_offset_z[_s64](int64_t const * base, uint64x2_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Rn,Qm,UXTW #3]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_shifted_offset_z[_u64](uint64_t const * base, uint64x2_t offset, mve_pred16_t p)	base -> Rn offset -> Qm p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Rn,Qm,UXTW #3]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_base_s64(uint64x2_t addr, const int offset)	addr -> Qn offset in +/- 8*[0..127]	VLDRD.64 Qd,[Qn,#offset]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_base_u64(uint64x2_t addr, const int offset)	addr -> Qn offset in +/- 8*[0..127]	VLDRD.64 Qd,[Qn,#offset]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_base_z_s64(uint64x2_t addr, const int offset, mve_pred16_t p)	addr -> Qn offset in +/- 8*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Qn,#offset]	Qd -> result	MVE
uint64x2_t __arm_vlrdq_gather_base_z_u64(uint64x2_t addr, const int offset, mve_pred16_t p)	addr -> Qn offset in +/- 8*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Qn,#offset]	Qd -> result	MVE
int64x2_t __arm_vlrdq_gather_base_wb_s64(uint64x2_t * addr, const int offset)	*addr -> Qn offset in +/- 8*[0..127]	VLDRD.64 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
uint64x2_t __arm_vlrdq_gather_base_wb_u64(uint64x2_t * addr, const int offset)	*addr -> Qn offset in +/- 8*[0..127]	VLDRD.64 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
int64x2_t __arm_vlrdq_gather_base_wb_z_s64(uint64x2_t * addr, const int offset, mve_pred16_t p)	*addr -> Qn offset in +/- 8*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
uint64x2_t __arm_vlrdq_gather_base_wb_z_u64(uint64x2_t * addr, const int offset, mve_pred16_t p)	*addr -> Qn offset in +/- 8*[0..127] p -> Rp	VMSR P0,Rp VPST VLDRT.U64 Qd,[Qn,#offset]!	Qd -> result Qn -> *addr	MVE
void __arm_vst2q[_s8](int8_t * addr, int8x16x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.8 {Qd - Qd2},[Rn] VST21.8 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q[_s16](int16_t * addr, int16x8x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.16 {Qd - Qd2},[Rn] VST21.16 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q[_s32](int32_t * addr, int32x4x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.32 {Qd - Qd2},[Rn] VST21.32 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q[_u8](uint8_t * addr, uint8x16x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.8 {Qd - Qd2},[Rn] VST21.8 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q[_u16](uint16_t * addr, uint16x8x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.16 {Qd - Qd2},[Rn] VST21.16 {Qd - Qd2},[Rn]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vst2q(_u32)(uint32_t * addr, uint32x4x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.32 {Qd - Qd2},[Rn] VST21.32 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q(_f16)(float16_t * addr, float16x8x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.16 {Qd - Qd2},[Rn] VST21.16 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst2q(_f32)(float32_t * addr, float32x4x2_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2	VST20.32 {Qd - Qd2},[Rn] VST21.32 {Qd - Qd2},[Rn]	void -> result	MVE
void __arm_vst4q(_s8)(int8_t * addr, int8x16x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.8 {Qd - Qd4},[Rn] VST41.8 {Qd - Qd4},[Rn] VST42.8 {Qd - Qd4},[Rn] VST43.8 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_s16)(int16_t * addr, int16x8x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.16 {Qd - Qd4},[Rn] VST41.16 {Qd - Qd4},[Rn] VST42.16 {Qd - Qd4},[Rn] VST43.16 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_s32)(int32_t * addr, int32x4x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.32 {Qd - Qd4},[Rn] VST41.32 {Qd - Qd4},[Rn] VST42.32 {Qd - Qd4},[Rn] VST43.32 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_u8)(uint8_t * addr, uint8x16x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.8 {Qd - Qd4},[Rn] VST41.8 {Qd - Qd4},[Rn] VST42.8 {Qd - Qd4},[Rn] VST43.8 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_u16)(uint16_t * addr, uint16x8x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.16 {Qd - Qd4},[Rn] VST41.16 {Qd - Qd4},[Rn] VST42.16 {Qd - Qd4},[Rn] VST43.16 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_u32)(uint32_t * addr, uint32x4x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.32 {Qd - Qd4},[Rn] VST41.32 {Qd - Qd4},[Rn] VST42.32 {Qd - Qd4},[Rn] VST43.32 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vst4q(_f16)(float16_t * addr, float16x8x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.16 {Qd - Qd4},[Rn] VST41.16 {Qd - Qd4},[Rn] VST42.16 {Qd - Qd4},[Rn] VST43.16 {Qd - Qd4},[Rn]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vst4q_f32(float32_t * addr, float32x4x4_t value)	addr -> Rn value.val[0] -> Qd value.val[1] -> Qd2 value.val[2] -> Qd3 value.val[3] -> Qd4	VST40.32 {Qd - Qd4},[Rn] VST41.32 {Qd - Qd4},[Rn] VST42.32 {Qd - Qd4},[Rn] VST43.32 {Qd - Qd4},[Rn]	void -> result	MVE
void __arm_vstrbq_s8(int8_t * base, int8x16_t value)	base -> Rn value -> Qd	VSTRB.8 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_s16(int8_t * base, int16x8_t value)	base -> Rn value -> Qd	VSTRB.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_s32(int8_t * base, int32x4_t value)	base -> Rn value -> Qd	VSTRB.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_u8(uint8_t * base, uint8x16_t value)	base -> Rn value -> Qd	VSTRB.8 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_u16(uint8_t * base, uint16x8_t value)	base -> Rn value -> Qd	VSTRB.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_u32(uint8_t * base, uint32x4_t value)	base -> Rn value -> Qd	VSTRB.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_s8(int8_t * base, int8x16_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.8 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_s16(int8_t * base, int16x8_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_s32(int8_t * base, int32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_u8(uint8_t * base, uint8x16_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.8 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_u16(uint8_t * base, uint16x8_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrbq_p_u32(uint8_t * base, uint32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_s16(int16_t * base, int16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_s32(int16_t * base, int32x4_t value)	base -> Rn value -> Qd	VSTRH.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_u16(uint16_t * base, uint16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_u32(uint16_t * base, uint32x4_t value)	base -> Rn value -> Qd	VSTRH.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_f16(float16_t * base, float16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_p_s16(int16_t * base, int16x8_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_p_s32(int16_t * base, int32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_p_u16(uint16_t * base, uint16x8_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_p_u32(uint16_t * base, uint32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrhq_p_f16(float16_t * base, float16x8_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn]	void -> result	MVE
void __arm_vstrwq_s32(int32_t * base, int32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrwq_u32(uint32_t * base, uint32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrwq_f32(float32_t * base, float32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrwq_p_s32(int32_t * base, int32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn]	void -> result	MVE
void __arm_vstrwq_p_u32(uint32_t * base, uint32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vstrwq_p_f32(float32_t * base, float32x4_t value, mve_pred16_t p)	base -> Rn value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn]	void -> result	MVE
void __arm_vst1q_s8(int8_t * base, int8x16_t value)	base -> Rn value -> Qd	VSTRB.8 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_s16(int16_t * base, int16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_s32(int32_t * base, int32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_u8(uint8_t * base, uint8x16_t value)	base -> Rn value -> Qd	VSTRB.8 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_u16(uint16_t * base, uint16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_u32(uint32_t * base, uint32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_f16(float16_t * base, float16x8_t value)	base -> Rn value -> Qd	VSTRH.16 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vst1q_f32(float32_t * base, float32x4_t value)	base -> Rn value -> Qd	VSTRW.32 Qd,[Rn]	void -> result	MVE/NEON
void __arm_vstrbq_scatter_offset_s8(int8_t * base, uint8x16_t offset, int8x16_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.8 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_s16(int8_t * base, uint16x8_t offset, int16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_s32(int8_t * base, uint32x4_t offset, int32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_u8(uint8_t * base, uint8x16_t offset, uint8x16_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.8 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_u16(uint8_t * base, uint16x8_t offset, uint16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_u32(uint8_t * base, uint32x4_t offset, uint32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRB.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_s8(uint8_t * base, uint8x16_t offset, int8x16_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.8 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_s16(uint8_t * base, uint16x8_t offset, int16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_s32(uint8_t * base, uint32x4_t offset, int32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_u8(uint8_t * base, uint8x16_t offset, uint8x16_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.8 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_u16(uint8_t * base, uint16x8_t offset, uint16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrbq_scatter_offset_p_u32(uint8_t * base, uint32x4_t offset, uint32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRBT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_s16(int16_t * base, uint16x8_t offset, int16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_s32(int16_t * base, uint32x4_t offset, int32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_u16(uint16_t * base, uint16x8_t offset, uint16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_u32(uint16_t * base, uint32x4_t offset, uint32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_f16(float16_t * base, uint16x8_t offset, float16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vstrhq_scatter_offset_p[_s16](int16_t * base, uint16x8_t offset, int16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_p[_s32](int16_t * base, uint32x4_t offset, int32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_p[_u16](uint16_t * base, uint16x8_t offset, uint16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_p[_u32](uint16_t * base, uint32x4_t offset, uint32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_offset_p[_f16](float16_t * base, uint16x8_t offset, float16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset[_s16](int16_t * base, uint16x8_t offset, int16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset[_s32](int16_t * base, uint32x4_t offset, int32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.32 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset[_u16](uint16_t * base, uint16x8_t offset, uint16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset[_u32](uint16_t * base, uint32x4_t offset, uint32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.32 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset[_f16](float16_t * base, uint16x8_t offset, float16x8_t value)	base -> Rn offset -> Qm value -> Qd	VSTRH.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset_p[_s16](int16_t * base, uint16x8_t offset, int16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset_p[_s32](int16_t * base, uint32x4_t offset, int32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset_p[_u16](uint16_t * base, uint16x8_t offset, uint16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset_p[_u32](uint16_t * base, uint32x4_t offset, uint32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.32 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrhq_scatter_shifted_offset_p[_f16](float16_t * base, uint16x8_t offset, float16x8_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRHT.16 Qd,[Rn,Qm,UXTW #1]	void -> result	MVE
void __arm_vstrwq_scatter_base[_s32](uint32x4_t addr, const int offset, int32x4_t value)	addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRW.U32 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrwq_scatter_base[_u32](uint32x4_t addr, const int offset, uint32x4_t value)	addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRW.U32 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrwq_scatter_base[_f32](uint32x4_t addr, const int offset, float32x4_t value)	addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRW.U32 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrwq_scatter_base_p[_s32](uint32x4_t addr, const int offset, int32x4_t value, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrwq_scatter_base_p[_u32](uint32x4_t addr, const int offset, uint32x4_t value, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vstrwq_scatter_base_p_f32(uint32x4_t addr, const int offset, float32x4_t value, mve_pred16_t p)	addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_s32(uint32x4_t *addr, const int offset, int32x4_t value)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRUW.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_u32(uint32x4_t *addr, const int offset, uint32x4_t value)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRUW.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_f32(uint32x4_t *addr, const int offset, float32x4_t value)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd	VSTRUW.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_p_s32(uint32x4_t *addr, const int offset, int32x4_t value, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_p_u32(uint32x4_t *addr, const int offset, uint32x4_t value, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_base_wb_p_f32(uint32x4_t *addr, const int offset, float32x4_t value, mve_pred16_t p)	*addr -> Qn offset in +/- 4*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.U32 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrwq_scatter_offset_s32(int32_t *base, uint32x4_t offset, int32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_offset_u32(uint32_t *base, uint32x4_t offset, uint32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_offset_f32(float32_t *base, uint32x4_t offset, float32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_offset_p_s32(int32_t *base, uint32x4_t offset, int32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_offset_p_u32(uint32_t *base, uint32x4_t offset, uint32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_offset_p_f32(float32_t *base, uint32x4_t offset, float32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_s32(int32_t *base, uint32x4_t offset, int32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_u32(uint32_t *base, uint32x4_t offset, uint32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_f32(float32_t *base, uint32x4_t offset, float32x4_t value)	base -> Rn offset -> Qm value -> Qd	VSTRUW.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_p_s32(int32_t *base, uint32x4_t offset, int32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_p_u32(uint32_t *base, uint32x4_t offset, uint32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE
void __arm_vstrwq_scatter_shifted_offset_p_f32(float32_t *base, uint32x4_t offset, float32x4_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRWT.32 Qd,[Rn,Qm,UXTW #2]	void -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
void __arm_vstrdq_scatter_base[_s64](uint64x2_t addr, const int offset, int64x2_t value)	addr -> Qn offset in +/- 8*[0..127] value -> Qd	VSTRD.U64 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrdq_scatter_base[_u64](uint64x2_t addr, const int offset, uint64x2_t value)	addr -> Qn offset in +/- 8*[0..127] value -> Qd	VSTRD.U64 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrdq_scatter_base_p[_s64](uint64x2_t addr, const int offset, int64x2_t value, mve_pred16_t p)	addr -> Qn offset in +/- 8*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.U64 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrdq_scatter_base_p[_u64](uint64x2_t addr, const int offset, uint64x2_t value, mve_pred16_t p)	addr -> Qn offset in +/- 8*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.U64 Qd,[Qn,#offset]	void -> result	MVE
void __arm_vstrdq_scatter_base_wb[_s64](uint64x2_t *addr, const int offset, int64x2_t value)	*addr -> Qn offset in +/- 8*[0..127] value -> Qd	VSTRD.U64 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrdq_scatter_base_wb[_u64](uint64x2_t *addr, const int offset, uint64x2_t value)	*addr -> Qn offset in +/- 8*[0..127] value -> Qd	VSTRD.U64 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrdq_scatter_base_wb_p[_s64](uint64x2_t *addr, const int offset, int64x2_t value, mve_pred16_t p)	*addr -> Qn offset in +/- 8*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.U64 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrdq_scatter_base_wb_p[_u64](uint64x2_t *addr, const int offset, uint64x2_t value, mve_pred16_t p)	*addr -> Qn offset in +/- 8*[0..127] value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.U64 Qd,[Qn,#offset]!	void -> result	MVE
void __arm_vstrdq_scatter_offset[_s64](int64_t *base, uint64x2_t offset, int64x2_t value)	base -> Rn offset -> Qm value -> Qd	VSTRD.64 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrdq_scatter_offset[_u64](uint64_t *base, uint64x2_t offset, uint64x2_t value)	base -> Rn offset -> Qm value -> Qd	VSTRD.64 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrdq_scatter_offset_p[_s64](int64_t *base, uint64x2_t offset, int64x2_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.64 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrdq_scatter_offset_p[_u64](uint64_t *base, uint64x2_t offset, uint64x2_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.64 Qd,[Rn,Qm]	void -> result	MVE
void __arm_vstrdq_scatter_shifted_offset[_s64](int64_t *base, uint64x2_t offset, int64x2_t value)	base -> Rn offset -> Qm value -> Qd	VSTRD.64 Qd,[Rn,Qm,UXTW #3]	void -> result	MVE
void __arm_vstrdq_scatter_shifted_offset[_u64](uint64_t *base, uint64x2_t offset, uint64x2_t value)	base -> Rn offset -> Qm value -> Qd	VSTRD.64 Qd,[Rn,Qm,UXTW #3]	void -> result	MVE
void __arm_vstrdq_scatter_shifted_offset_p[_s64](int64_t *base, uint64x2_t offset, int64x2_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.64 Qd,[Rn,Qm,UXTW #3]	void -> result	MVE
void __arm_vstrdq_scatter_shifted_offset_p[_u64](uint64_t *base, uint64x2_t offset, uint64x2_t value, mve_pred16_t p)	base -> Rn offset -> Qm value -> Qd p -> Rp	VMSR P0,Rp VPST VSTRDT.64 Qd,[Rn,Qm,UXTW #3]	void -> result	MVE
int64_t __arm_vaddlvaq[_s32](int64_t a, int32x4_t b)	a -> [RdaHi,RdaLo] b -> Qm	VADDLVA.S32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm_vaddlvaq[_u32](uint64_t a, uint32x4_t b)	a -> [RdaHi,RdaLo] b -> Qm	VADDLVA.U32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t __arm_vaddlvaq_p[_s32](int64_t a, int32x4_t b, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qm p -> Rp	VMSR P0,Rp VPST VADDLVAT.S32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint64_t [<__arm_]vaddlvqa_p[_u32](uint64_t a, uint32x4_t b, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qm p -> Rp	VMSR P0,Rp VPST VADDLVAT.U32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vaddlvq[_s32](int32x4_t a)	a -> Qm	VADDLV.S32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vaddlvq[_u32](uint32x4_t a)	a -> Qm	VADDLV.U32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vaddlvq_p[_s32](int32x4_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDLVT.S32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vaddlvq_p[_u32](uint32x4_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDLVT.U32 RdaLo,RdaHi,Qm	[RdaHi,RdaLo] -> result	MVE
int32_t [<__arm_]vaddvaq[_s8](int32_t a, int8x16_t b)	a -> Rda b -> Qm	VADDVA.S8 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvaq[_s16](int32_t a, int16x8_t b)	a -> Rda b -> Qm	VADDVA.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvaq[_s32](int32_t a, int32x4_t b)	a -> Rda b -> Qm	VADDVA.S32 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq[_u8](uint32_t a, uint8x16_t b)	a -> Rda b -> Qm	VADDVA.U8 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq[_u16](uint32_t a, uint16x8_t b)	a -> Rda b -> Qm	VADDVA.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq[_u32](uint32_t a, uint32x4_t b)	a -> Rda b -> Qm	VADDVA.U32 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvaq_p[_s8](int32_t a, int8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.S8 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvaq_p[_s16](int32_t a, int16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvaq_p[_s32](int32_t a, int32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.S32 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq_p[_u8](uint32_t a, uint8x16_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.U8 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq_p[_u16](uint32_t a, uint16x8_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvaq_p[_u32](uint32_t a, uint32x4_t b, mve_pred16_t p)	a -> Rda b -> Qm p -> Rp	VMSR P0,Rp VPST VADDVAT.U32 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa[_s8](int8x16_t a)	a -> Qm	VADDV.S8 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa[_s16](int16x8_t a)	a -> Qm	VADDV.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa[_s32](int32x4_t a)	a -> Qm	VADDV.S32 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa[_u8](uint8x16_t a)	a -> Qm	VADDV.U8 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa[_u16](uint16x8_t a)	a -> Qm	VADDV.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa[_u32](uint32x4_t a)	a -> Qm	VADDV.U32 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa_p[_s8](int8x16_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.S8 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa_p[_s16](int16x8_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.S16 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vaddvqa_p[_s32](int32x4_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.S32 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa_p[_u8](uint8x16_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.U8 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa_p[_u16](uint16x8_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.U16 Rda,Qm	Rda -> result	MVE
uint32_t [<__arm_]vaddvqa_p[_u32](uint32x4_t a, mve_pred16_t p)	a -> Qm p -> Rp	VMSR P0,Rp VPST VADDVT.U32 Rda,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaq[_s8](int32_t a, int8x16_t b, int8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaq[_s16](int32_t a, int16x8_t b, int16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.S16 Rda,Qn,Qm	Rda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32_t [<__arm_]vmladavaq[_s32](int32_t a, int32x4_t b, int32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq[_u8](uint32_t a, uint8x16_t b, uint8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq[_u16](uint32_t a, uint16x8_t b, uint16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq[_u32](uint32_t a, uint32x4_t b, uint32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVA.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaq_p[_s8](int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaq_p[_s16](int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaq_p[_s32](int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq_p[_u8](uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq_p[_u16](uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaq_p[_u32](uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAT.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMLADAV.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLADAV.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLADAV.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMLADAV.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMLADAV.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMLADAV.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq_p[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq_p[_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq_p[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavq_p[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVT.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s8](int32_t a, int8x16_t b, int8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s16](int32_t a, int16x8_t b, int16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s32](int32_t a, int32x4_t b, int32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.S32 Rda,Qn,Qm	Rda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32_t [<__arm_]vmladavaxq[_u8](uint32_t a, uint8x16_t b, uint8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq[_u16](uint32_t a, uint16x8_t b, uint16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq[_u32](uint32_t a, uint32x4_t b, uint32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLADAVAX.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s8](int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s16](int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s32](int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u8](uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u16](uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u32](uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVAXT.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMLADAVX.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLADAVX.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLADAVX.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VMLADAVX.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMLADAVX.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMLADAVX.U32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmladavaxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.S32 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.U8 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.U16 Rda,Qn,Qm	Rda -> result	MVE
uint32_t [<__arm_]vmladavaxq_p[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLADAVXT.U32 Rda,Qn,Qm	Rda -> result	MVE
int64_t [<__arm_]vmlaldavaq[_s16](int64_t a, int16x8_t b, int16x8_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVA.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVA.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavaq[_u16](uint64_t a, uint16x8_t b, uint16x8_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVA.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint64_t [<__arm_]vmlaldavaq[_u32](uint64_t a, uint32x4_t b, uint32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVA.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaq_p[_s16](int64_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavaq_p[_u16](uint64_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavaq_p[_u32](uint64_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLALDAV.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLALDAV.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMLALDAV.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMLALDAV.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavq_p[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavq_p[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaxq[_s16](int64_t a, int16x8_t b, int16x8_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVAX.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaxq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVAX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavaxq[_u16](uint64_t a, uint16x8_t b, uint16x8_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVAX.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vmlaldavaxq[_u32](uint64_t a, uint32x4_t b, uint32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLALDAVAX.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaxq_p[_s16](int64_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAXT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlaldavaxq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint64_t __arm__vmlaldavaxq_p[u16](uint64_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAXT.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm__vmlaldavaxq_p[u32](uint64_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVAXT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t __arm__vmlaldavxq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLALDAVX.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t __arm__vmlaldavxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLALDAVX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm__vmlaldavxq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VMLALDAVX.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm__vmlaldavxq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VMLALDAVX.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t __arm__vmlaldavxq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVXT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t __arm__vmlaldavxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm__vmlaldavxq_p[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVXT.U16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t __arm__vmlaldavxq_p[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLALDAVXT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int8x16_t __arm__vmlaq[_n_s8](int8x16_t a, int8x16_t b, int8_t c)	a -> Qda b -> Qn c -> Rm	VMLA.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t __arm__vmlaq[_n_s16](int16x8_t a, int16x8_t b, int16_t c)	a -> Qda b -> Qn c -> Rm	VMLA.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t __arm__vmlaq[_n_s32](int32x4_t a, int32x4_t b, int32_t c)	a -> Qda b -> Qn c -> Rm	VMLA.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t __arm__vmlaq[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c)	a -> Qda b -> Qn c -> Rm	VMLA.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t __arm__vmlaq[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c)	a -> Qda b -> Qn c -> Rm	VMLA.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t __arm__vmlaq[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c)	a -> Qda b -> Qn c -> Rm	VMLA.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t __arm__vmlaq_m[_n_s8](int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t __arm__vmlaq_m[_n_s16](int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t __arm__vmlaq_m[_n_s32](int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t __arm__vmlaq_m[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t __arm__vmlaq_m[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t __arm__vmlaq_m[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAT.U32 Qda,Qn,Rm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vmlasq[_n_s8](int8x16_t a, int8x16_t b, int8_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vmlasq[_n_s16](int16x8_t a, int16x8_t b, int16_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vmlasq[_n_s32](int32x4_t a, int32x4_t b, int32_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vmlasq[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vmlasq[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vmlasq[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c)	a -> Qda b -> Qn c -> Rm	VMLAS.U32 Qda,Qn,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vmlasq_m[_n_s8](int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.S8 Qda,Qn,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vmlasq_m[_n_s16](int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.S16 Qda,Qn,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vmlasq_m[_n_s32](int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.S32 Qda,Qn,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vmlasq_m[_n_u8](uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.U8 Qda,Qn,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vmlasq_m[_n_u16](uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.U16 Qda,Qn,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vmlasq_m[_n_u32](uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VMLAST.U32 Qda,Qn,Rm	Qda -> result	MVE
int32_t [<__arm_]vmlsdaaq[_s8](int32_t a, int8x16_t b, int8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVA.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdaaq[_s16](int32_t a, int16x8_t b, int16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVA.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdaaq[_s32](int32_t a, int32x4_t b, int32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVA.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdaaq_p[_s8](int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSADVAT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdaaq_p[_s16](int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSADVAT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdaaq_p[_s32](int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSADVAT.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdavq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMLSDAV.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdavq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLSDAV.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdavq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLSDAV.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdavq_p[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSADVAT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm_]vmlsdavq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSADVAT.S16 Rda,Qn,Qm	Rda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32_t [<__arm__]vmlsdavq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVT.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s8](int32_t a, int8x16_t b, int8x16_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVAX.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s16](int32_t a, int16x8_t b, int16x8_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVAX.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s32](int32_t a, int32x4_t b, int32x4_t c)	a -> Rda b -> Qn c -> Qm	VMLSDAVAX.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s8](int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVAXT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s16](int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVAXT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s32](int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> Rda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVAXT.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VMLSDAVX.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLSDAVX.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLSDAVX.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVXT.S8 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVXT.S16 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSDAVXT.S32 Rda,Qn,Qm	Rda -> result	MVE
int32_t [<__arm__]vmlsdavaxq[_s16](int32x4_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLSLDAVA.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavaq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLSLDAVA.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavaq_p[_s16](int64_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVAT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavaq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVAT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq[_s16](int16x8_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> Qn b -> Qm	VMLSLDAV.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm	VMLSLDAV.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq[_s16](int64_t a, int16x8_t b, int16x8_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLSLDAVAX.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm__]vmlsldavq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VMLSLDAVAX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int64_t [<__arm_]vmlsldavaxq_p[_s16](int64_t a, int16x8_t b, int16x8_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVAXT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlsldavaxq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVAXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlsldavaxq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VMLSLDAVX.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlsldavaxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VMLSLDAVX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlsldavaxq_p[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVXT.S16 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vmlsldavaxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VMLSLDAVXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int8x16_t [<__arm_]vhaddq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VHADD.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vhaddq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VHADD.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vhaddq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VHADD.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vhaddq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VHADD.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vhaddq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VHADD.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vhaddq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VHADD.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vhaddq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VHADD.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vhaddq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VHADD.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vhaddq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VHADD.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vhaddq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VHADD.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vhaddq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VHADD.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vhaddq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VHADD.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vhaddq_m[_n_s8](int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t [<__arm_]vhaddq_m[_n_s16](int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t [<__arm_]vhaddq_m[_n_s32](int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t [<__arm_]vhaddq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t [<__arm_]vhaddq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t [<__arm_]vhaddq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHADDT.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t [<__arm_]vhaddq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.S8 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t __arm_vhaddq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vhaddq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vhaddq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vhaddq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vhaddq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHADDT.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vhcaddq_rot90[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VHCADD.S8 Qd,Qn,Qm,#90	Qd -> result	MVE
int16x8_t __arm_vhcaddq_rot90[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VHCADD.S16 Qd,Qn,Qm,#90	Qd -> result	MVE
int32x4_t __arm_vhcaddq_rot90[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VHCADD.S32 Qd,Qn,Qm,#90	Qd -> result	MVE
int8x16_t __arm_vhcaddq_rot90_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S8 Qd,Qn,Qm,#90	Qd -> result	MVE
int16x8_t __arm_vhcaddq_rot90_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S16 Qd,Qn,Qm,#90	Qd -> result	MVE
int32x4_t __arm_vhcaddq_rot90_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S32 Qd,Qn,Qm,#90	Qd -> result	MVE
int8x16_t __arm_vhcaddq_rot270[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VHCADD.S8 Qd,Qn,Qm,#270	Qd -> result	MVE
int16x8_t __arm_vhcaddq_rot270[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VHCADD.S16 Qd,Qn,Qm,#270	Qd -> result	MVE
int32x4_t __arm_vhcaddq_rot270[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VHCADD.S32 Qd,Qn,Qm,#270	Qd -> result	MVE
int8x16_t __arm_vhcaddq_rot270_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S8 Qd,Qn,Qm,#270	Qd -> result	MVE
int16x8_t __arm_vhcaddq_rot270_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S16 Qd,Qn,Qm,#270	Qd -> result	MVE
int32x4_t __arm_vhcaddq_rot270_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHCADDT.S32 Qd,Qn,Qm,#270	Qd -> result	MVE
int8x16_t __arm_vhsubq[_n_s8](int8x16_t a, int8_t b)	a -> Qn b -> Rm	VHSUB.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vhsubq[_n_s16](int16x8_t a, int16_t b)	a -> Qn b -> Rm	VHSUB.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vhsubq[_n_s32](int32x4_t a, int32_t b)	a -> Qn b -> Rm	VHSUB.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vhsubq[_n_u8](uint8x16_t a, uint8_t b)	a -> Qn b -> Rm	VHSUB.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vhsubq[_n_u16](uint16x8_t a, uint16_t b)	a -> Qn b -> Rm	VHSUB.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vhsubq[_n_u32](uint32x4_t a, uint32_t b)	a -> Qn b -> Rm	VHSUB.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vhsubq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VHSUB.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vhsubq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VHSUB.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vhsubq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VHSUB.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vhsubq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VHSUB.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm_vhsubq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VHSUB.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vhsubq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VHSUB.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vhsubq_m_n_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.S8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vhsubq_m_n_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.S16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vhsubq_m_n_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.S32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vhsubq_m_n_u8(uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.U8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vhsubq_m_n_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.U16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vhsubq_m_n_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VHSUBT.U32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vhsubq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vhsubq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vhsubq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vhsubq_m_u8(uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vhsubq_m_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vhsubq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VHSUBT.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vrhaddq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VRHADD.S8 Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vrhaddq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VRHADD.S16 Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vrhaddq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRHADD.S32 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vrhaddq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VRHADD.U8 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vrhaddq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VRHADD.U16 Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vrhaddq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VRHADD.U32 Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vrhaddq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vrhaddq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vrhaddq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.S32 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint8x16_t [<__arm_]vrhaddq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vrhaddq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vrhaddq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRHADDT.U32 Qd,Qn,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vfmaq[_n_f16](float16x8_t a, float16x8_t b, float16_t c)	a -> Qda b -> Qn c -> Rm	VFMA.F16 Qda,Qn,Rm	Qda -> result	MVE/NEON
float32x4_t [<__arm_]vfmaq[_n_f32](float32x4_t a, float32x4_t b, float32_t c)	a -> Qda b -> Qn c -> Rm	VFMA.F32 Qda,Qn,Rm	Qda -> result	MVE/NEON
float16x8_t [<__arm_]vfmaq_m[_n_f16](float16x8_t a, float16x8_t b, float16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VFMAT.F16 Qda,Qn,Rm	Qda -> result	MVE
float32x4_t [<__arm_]vfmaq_m[_n_f32](float32x4_t a, float32x4_t b, float32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VFMAT.F32 Qda,Qn,Rm	Qda -> result	MVE
float16x8_t [<__arm_]vfmaq[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VFMA.F16 Qda,Qn,Qm	Qda -> result	MVE/NEON
float32x4_t [<__arm_]vfmaq[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VFMA.F32 Qda,Qn,Qm	Qda -> result	MVE/NEON
float16x8_t [<__arm_]vfmaq_m[_f16](float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VFMAT.F16 Qda,Qn,Qm	Qda -> result	MVE
float32x4_t [<__arm_]vfmaq_m[_f32](float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VFMAT.F32 Qda,Qn,Qm	Qda -> result	MVE
float16x8_t [<__arm_]vfmqsq[_n_f16](float16x8_t a, float16x8_t b, float16_t c)	a -> Qda b -> Qn c -> Rm	VFMAS.F16 Qda,Qn,Rm	Qda -> result	MVE
float32x4_t [<__arm_]vfmqsq[_n_f32](float32x4_t a, float32x4_t b, float32_t c)	a -> Qda b -> Qn c -> Rm	VFMAS.F32 Qda,Qn,Rm	Qda -> result	MVE
float16x8_t [<__arm_]vfmqsq_m[_n_f16](float16x8_t a, float16x8_t b, float16_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VFMAS.F16 Qda,Qn,Rm	Qda -> result	MVE
float32x4_t [<__arm_]vfmqsq_m[_n_f32](float32x4_t a, float32x4_t b, float32_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Rm p -> Rp	VMSR P0,Rp VPST VFMAS.F32 Qda,Qn,Rm	Qda -> result	MVE
float16x8_t [<__arm_]vfmqsq[_f16](float16x8_t a, float16x8_t b, float16x8_t c)	a -> Qda b -> Qn c -> Qm	VFMS.F16 Qda,Qn,Qm	Qda -> result	MVE/NEON
float32x4_t [<__arm_]vfmqsq[_f32](float32x4_t a, float32x4_t b, float32x4_t c)	a -> Qda b -> Qn c -> Qm	VFMS.F32 Qda,Qn,Qm	Qda -> result	MVE/NEON
float16x8_t [<__arm_]vfmqsq_m[_f16](float16x8_t a, float16x8_t b, float16x8_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VFMST.F16 Qda,Qn,Qm	Qda -> result	MVE
float32x4_t [<__arm_]vfmqsq_m[_f32](float32x4_t a, float32x4_t b, float32x4_t c, mve_pred16_t p)	a -> Qda b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VFMST.F32 Qda,Qn,Qm	Qda -> result	MVE
int64_t [<__arm_]vrmlaldavhaq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VRMLALDAVHA.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vrmlaldavhaq[_u32](uint64_t a, uint32x4_t b, uint32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VRMLALDAVHA.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int64_t [<__arm_]vrmlaldavhaq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHAT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vrmlaldavhaq_p[_u32](uint64_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHAT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRMLALDAVH.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vrmlaldavhq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VRMLALDAVH.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]vrmlaldavhq_p[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHT.U32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhaxq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VRMLALDAVHAX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhaxq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHAXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRMLALDAVHX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlaldavhxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMLALDAVHXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhaq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VRMLSLDAVHA.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhaq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VRMLSLDAVHAT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRMLSLDAVH.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMLSLDAVHT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhaxq[_s32](int64_t a, int32x4_t b, int32x4_t c)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm	VRMLSLDAVHAX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhaxq_p[_s32](int64_t a, int32x4_t b, int32x4_t c, mve_pred16_t p)	a -> [RdaHi,RdaLo] b -> Qn c -> Qm p -> Rp	VMSR P0,Rp VPST VRMLSLDAVHAXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhxq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRMLSLDAVHX.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]vrmlsldavhxq_p[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMLSLDAVHXT.S32 RdaLo,RdaHi,Qn,Qm	[RdaHi,RdaLo] -> result	MVE
int8x16_t [<__arm_]vrmulhq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VRMULH.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vrmulhq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VRMULH.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vrmulhq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VRMULH.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vrmulhq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VRMULH.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vrmulhq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VRMULH.U16 Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_]vrmulhq_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VRMULH.U32 Qd,Qn,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vrmulhq_m_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.S8 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vrmulhq_m_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.S16 Qd,Qn,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vrmulhq_m_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.S32 Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vrmulhq_m_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.U8 Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vrmulhq_m_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.U16 Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vrmulhq_m_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VRMULHT.U32 Qd,Qn,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vcvtaq_s16_f16(float16x8_t a)	a -> Qm	VCVTA.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vcvtaq_s32_f32(float32x4_t a)	a -> Qm	VCVTA.S32.F32 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vcvtaq_u16_f16(float16x8_t a)	a -> Qm	VCVTA.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vcvtaq_u32_f32(float32x4_t a)	a -> Qm	VCVTA.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vcvtaq_m_s16_f16](int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTAT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vcvtaq_m_s32_f32](int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTAT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vcvtaq_m_u16_f16](uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTAT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vcvtaq_m_u32_f32](uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTAT.U32.F32 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vcvtinq_s16_f16(float16x8_t a)	a -> Qm	VCVTN.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vcvtinq_s32_f32(float32x4_t a)	a -> Qm	VCVTN.S32.F32 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vcvtinq_u16_f16(float16x8_t a)	a -> Qm	VCVTN.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vcvtinq_u32_f32(float32x4_t a)	a -> Qm	VCVTN.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vcvtinq_m_s16_f16](int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTNT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vcvtinq_m_s32_f32](int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTNT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vcvtinq_m_u16_f16](uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTNT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vcvtinq_m_u32_f32](uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTNT.U32.F32 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vcvtinq_s16_f16(float16x8_t a)	a -> Qm	VCVTP.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vcvtinq_s32_f32(float32x4_t a)	a -> Qm	VCVTP.S32.F32 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vcvtinq_u16_f16(float16x8_t a)	a -> Qm	VCVTP.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vcvtinq_u32_f32(float32x4_t a)	a -> Qm	VCVTP.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vcvtinq_m_s16_f16](int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vcvtinq_m_s32_f32](int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vcvtinq_m_u16_f16](uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vcvtinq_m_u32_f32](uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.U32.F32 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vcvtpq_s16_f16(float16x8_t a)	a -> Qm	VCVTP.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vcvtpq_s32_f32(float32x4_t a)	a -> Qm	VCVTP.S32.F32 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vcvtpq_u16_f16(float16x8_t a)	a -> Qm	VCVTP.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vcvtpq_u32_f32(float32x4_t a)	a -> Qm	VCVTP.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vcvtpq_m_s16_f16](int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vcvtpq_m_s32_f32](int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vcvtpq_m_u16_f16](uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vcvtpq_m_u32_f32](uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTPT.U32.F32 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vcvtmq_s16_f16(float16x8_t a)	a -> Qm	VCVTM.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vcvtmq_s32_f32(float32x4_t a)	a -> Qm	VCVTM.S32.F32 Qd,Qm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t [<__arm_]vcvtmq_u16_f16(float16x8_t a)	a -> Qm	VCVTM.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vcvtmq_u32_f32(float32x4_t a)	a -> Qm	VCVTM.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vcvtmq_m[_s16_f16](int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTMT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vcvtmq_m[_s32_f32](int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTMT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vcvtmq_m[_u16_f16](uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTMT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vcvtmq_m[_u32_f32](uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTMT.U32.F32 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvtbq_f16_f32(float16x8_t a, float32x4_t b)	a -> Qd b -> Qm	VCVTB.F16.F32 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvtbq_f32_f16(float16x8_t a)	a -> Qm	VCVTB.F32.F16 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvtbq_m_f16_f32(float16x8_t a, float32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VCVTBT.F16.F32 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvtbq_m_f32_f16(float32x4_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTBT.F32.F16 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvttq_f16_f32(float16x8_t a, float32x4_t b)	a -> Qd b -> Qm	VCVTT.F16.F32 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvttq_f32_f16(float16x8_t a)	a -> Qm	VCVTT.F32.F16 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvttq_m_f16_f32(float16x8_t a, float32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F16.F32 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvttq_m_f32_f16(float32x4_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F32.F16 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvtq[_f16_s16](int16x8_t a)	a -> Qm	VCVT.F16.S16 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vcvtq[_f16_u16](uint16x8_t a)	a -> Qm	VCVT.F16.U16 Qd,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcvtq[_f32_s32](int32x4_t a)	a -> Qm	VCVT.F32.S32 Qd,Qm	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcvtq[_f32_u32](uint32x4_t a)	a -> Qm	VCVT.F32.U32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vcvtq_m[_f16_s16](float16x8_t a, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F16.S16 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvtq_m[_f16_u16](float16x8_t a, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F16.U16 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvtq_m[_f32_s32](float32x4_t a, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F32.S32 Qd,Qm	Qd -> result	MVE
float32x4_t [<__arm_]vcvtq_m[_f32_u32](float32x4_t a, uint32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.F32.U32 Qd,Qm	Qd -> result	MVE
float16x8_t [<__arm_]vcvtq_n[_f16_s16](int16x8_t a, const int imm6)	a -> Qm 1 <= imm6 <= 16	VCVT.F16.S16 Qd,Qm,imm6	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vcvtq_n[_f16_u16](uint16x8_t a, const int imm6)	a -> Qm 1 <= imm6 <= 16	VCVT.F16.U16 Qd,Qm,imm6	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcvtq_n[_f32_s32](int32x4_t a, const int imm6)	a -> Qm 1 <= imm6 <= 32	VCVT.F32.S32 Qd,Qm,imm6	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vcvtq_n[_f32_u32](uint32x4_t a, const int imm6)	a -> Qm 1 <= imm6 <= 32	VCVT.F32.U32 Qd,Qm,imm6	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vcvtq_n[_f16_s16](float16x8_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 16 p -> Rp	VMSR P0,Rp VPST VCVTT.F16.S16 Qd,Qm,imm6	Qd -> result	MVE
float16x8_t [<__arm_]vcvtq_n[_f16_u16](float16x8_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 16 p -> Rp	VMSR P0,Rp VPST VCVTT.F16.U16 Qd,Qm,imm6	Qd -> result	MVE
float32x4_t [<__arm_]vcvtq_n[_f32_s32](float32x4_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 32 p -> Rp	VMSR P0,Rp VPST VCVTT.F32.S32 Qd,Qm,imm6	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm__vcvtq_m_n_f32_u32(float32x4_t inactive, uint32x4_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 32 p -> Rp	VMSR P0,Rp VPST VCVTT.F32.U32 Qd,Qm,imm6	Qd -> result	MVE
int16x8_t __arm__vcvtq_s16_f16(float16x8_t a)	a -> Qm	VCVT.S16.F16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm__vcvtq_s32_f32(float32x4_t a)	a -> Qm	VCVT.S32.F32 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm__vcvtq_u16_f16(float16x8_t a)	a -> Qm	VCVT.U16.F16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm__vcvtq_u32_f32(float32x4_t a)	a -> Qm	VCVT.U32.F32 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm__vcvtq_mf_s16_f16(int16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.S16.F16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm__vcvtq_m_s32_f32(int32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.S32.F32 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm__vcvtq_mf_u16_f16(uint16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.U16.F16 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm__vcvtq_m_u32_f32(uint32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VCVTT.U32.F32 Qd,Qm	Qd -> result	MVE
int16x8_t __arm__vcvtq_ns16_f16(float16x8_t a, const int imm6)	a -> Qm 1 <= imm6 <= 16	VCVT.S16.F16 Qd,Qm,imm6	Qd -> result	MVE/NEON
int32x4_t __arm__vcvtq_ns32_f32(float32x4_t a, const int imm6)	a -> Qm 1 <= imm6 <= 32	VCVT.S32.F32 Qd,Qm,imm6	Qd -> result	MVE/NEON
uint16x8_t __arm__vcvtq_n_u16_f16(float16x8_t a, const int imm6)	a -> Qm 1 <= imm6 <= 16	VCVT.U16.F16 Qd,Qm,imm6	Qd -> result	MVE/NEON
uint32x4_t __arm__vcvtq_n_u32_f32(float32x4_t a, const int imm6)	a -> Qm 1 <= imm6 <= 32	VCVT.U32.F32 Qd,Qm,imm6	Qd -> result	MVE/NEON
int16x8_t __arm__vcvtq_m_n_s16_f16(int16x8_t inactive, float16x8_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 16 p -> Rp	VMSR P0,Rp VPST VCVTT.S16.F16 Qd,Qm,imm6	Qd -> result	MVE
int32x4_t __arm__vcvtq_m_n_s32_f32(int32x4_t inactive, float32x4_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 32 p -> Rp	VMSR P0,Rp VPST VCVTT.S32.F32 Qd,Qm,imm6	Qd -> result	MVE
uint16x8_t __arm__vcvtq_m_n_u16_f16(uint16x8_t inactive, float16x8_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 16 p -> Rp	VMSR P0,Rp VPST VCVTT.U16.F16 Qd,Qm,imm6	Qd -> result	MVE
uint32x4_t __arm__vcvtq_m_n_u32_f32(uint32x4_t inactive, float32x4_t a, const int imm6, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm6 <= 32 p -> Rp	VMSR P0,Rp VPST VCVTT.U32.F32 Qd,Qm,imm6	Qd -> result	MVE
float16x8_t __arm__vrndq_f16(float16x8_t a)	a -> Qm	VRINTZ.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrndq_f32(float32x4_t a)	a -> Qm	VRINTZ.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm__vrndq_mf_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTZT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrndq_mf_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTZT.F32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm__vrndnq_f16(float16x8_t a)	a -> Qm	VRINTN.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrndnq_f32(float32x4_t a)	a -> Qm	VRINTN.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm__vrndnq_mf_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTNT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrndnq_mf_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTNT.F32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm__vrndmq_f16(float16x8_t a)	a -> Qm	VRINTM.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrndmq_f32(float32x4_t a)	a -> Qm	VRINTM.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm__vrndmq_mf_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTMT.F16 Qd,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float32x4_t __arm_vrndmq_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTMT.F32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm_vrndpq_f16(float16x8_t a)	a -> Qm	VRINTP.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndpq_f32(float32x4_t a)	a -> Qm	VRINTP.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vrndpq_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTPT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndpq_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTPT.F32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm_vrndaq_f16(float16x8_t a)	a -> Qm	VRINTA.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndaq_f32(float32x4_t a)	a -> Qm	VRINTA.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vrndaq_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTAT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndaq_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTAT.F32 Qd,Qm	Qd -> result	MVE
float16x8_t __arm_vrndxq_f16(float16x8_t a)	a -> Qm	VRINTX.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndxq_f32(float32x4_t a)	a -> Qm	VRINTX.F32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vrndxq_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTXT.F16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm_vrndxq_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VRINTXT.F32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vandq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vandq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vandq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vandq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vandq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vandq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vandq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vandq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VAND Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vandq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vandq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vandq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vandq_m_u8(uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vandq_m_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vandq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vandq_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vandq_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VANDT Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t __arm_vbicq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vbicq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vbicq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vbicq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vbicq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vbicq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vbicq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vbicq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VBIC Qd,Qn,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vbicq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vbicq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vbicq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vbicq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vbicq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vbicq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vbicq_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vbicq_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VBICT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vbicq[_n_s16](int16x8_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VBIC.I16 Qda,#imm	Qda -> result	MVE
int32x4_t __arm_vbicq[_n_s32](int32x4_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VBIC.I32 Qda,#imm	Qda -> result	MVE
uint16x8_t __arm_vbicq[_n_u16](uint16x8_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VBIC.I16 Qda,#imm	Qda -> result	MVE
uint32x4_t __arm_vbicq[_n_u32](uint32x4_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VBIC.I32 Qda,#imm	Qda -> result	MVE
int16x8_t __arm_vbicq_m_n[_s16](int16x8_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandImm p -> Rp	VMSR P0,Rp VPST VBICT.I16 Qda,#imm	Qda -> result	MVE
int32x4_t __arm_vbicq_m_n[_s32](int32x4_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandImm p -> Rp	VMSR P0,Rp VPST VBICT.I32 Qda,#imm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm_vbicq_m_n_u16(uint16x8_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VBICT.I16 Qda,#imm	Qda -> result	MVE
uint32x4_t __arm_vbicq_m_n_u32(uint32x4_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VBICT.I32 Qda,#imm	Qda -> result	MVE
int8x16_t __arm_vbrsrq_n_s8(int8x16_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vbrsrq_n_s16(int16x8_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vbrsrq_n_s32(int32x4_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vbrsrq_n_u8(uint8x16_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vbrsrq_n_u16(uint16x8_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vbrsrq_n_u32(uint32x4_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t __arm_vbrsrq_n_f16(float16x8_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t __arm_vbrsrq_n_f32(float32x4_t a, int32_t b)	a -> Qn b -> Rm	VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_vbrsrq_m_n_s8(int8x16_t inactive, int8x16_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.8 Qd,Qn,Rm	Qd -> result	MVE
int16x8_t __arm_vbrsrq_m_n_s16(int16x8_t inactive, int16x8_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
int32x4_t __arm_vbrsrq_m_n_s32(int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
uint8x16_t __arm_vbrsrq_m_n_u8(uint8x16_t inactive, uint8x16_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.8 Qd,Qn,Rm	Qd -> result	MVE
uint16x8_t __arm_vbrsrq_m_n_u16(uint16x8_t inactive, uint16x8_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
uint32x4_t __arm_vbrsrq_m_n_u32(uint32x4_t inactive, uint32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
float16x8_t __arm_vbrsrq_m_n_f16(float16x8_t inactive, float16x8_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.16 Qd,Qn,Rm	Qd -> result	MVE
float32x4_t __arm_vbrsrq_m_n_f32(float32x4_t inactive, float32x4_t a, int32_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Rm p -> Rp	VMSR P0,Rp VPST VBRSR.32 Qd,Qn,Rm	Qd -> result	MVE
int8x16_t __arm_veorq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_veorq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_veorq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_veorq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_veorq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_veorq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_veorq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_veorq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VEOR Qd,Qn,Qm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t __arm_vorq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vorq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vorq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_veorq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_veorq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_veorq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vorq_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vorq_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VEORT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vmovlbq[_s8](int8x16_t a)	a -> Qm	VMOVLB.S8 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vmovlbq[_s16](int16x8_t a)	a -> Qm	VMOVLB.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vmovlbq[_u8](uint8x16_t a)	a -> Qm	VMOVLB.U8 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vmovlbq[_u16](uint16x8_t a)	a -> Qm	VMOVLB.U16 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vmovlbq_m[_s8](int16x8_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLB.T.S8 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vmovlbq_m[_s16](int32x4_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLB.T.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vmovlbq_m[_u8](uint16x8_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLB.T.U8 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vmovlbq_m[_u16](uint32x4_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLB.T.U16 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vmovltq[_s8](int8x16_t a)	a -> Qm	VMOVLT.S8 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vmovltq[_s16](int16x8_t a)	a -> Qm	VMOVLT.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vmovltq[_u8](uint8x16_t a)	a -> Qm	VMOVLT.U8 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vmovltq[_u16](uint16x8_t a)	a -> Qm	VMOVLT.U16 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vmovltq_m[_s8](int16x8_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLT.T.S8 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vmovltq_m[_s16](int32x4_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLT.T.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vmovltq_m[_u8](uint16x8_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLT.T.U8 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vmovltq_m[_u16](uint32x4_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMOVLT.T.U16 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vmovnbq[_s16](int8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VMOVNB.II6 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vmovnbq[_s32](int16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VMOVNB.I32 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm_vmovnbq[_u16](uint8x16_t a, uint16x8_t b)	a -> Qd b -> Qm	VMOVNB.II6 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vmovnbq[_u32](uint16x8_t a, uint32x4_t b)	a -> Qd b -> Qm	VMOVNB.I32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vmovnbq_m[_s16](int8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNB.T.II6 Qd,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vmovnbq_m[_s32](int16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNB.T.I32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vmovnbq_m[_u16](uint8x16_t a, uint16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNB.T.I16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vmovnbq_m[_u32](uint16x8_t a, uint32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNB.T.I32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vmovntq[_s16](int8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VMOVNT.I16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vmovntq[_s32](int16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VMOVNT.I32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vmovntq[_u16](uint8x16_t a, uint16x8_t b)	a -> Qd b -> Qm	VMOVNT.I16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vmovntq[_u32](uint16x8_t a, uint32x4_t b)	a -> Qd b -> Qm	VMOVNT.I32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vmovntq_m[_s16](int8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNTT.I16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vmovntq_m[_s32](int16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNTT.I32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vmovntq_m[_u16](uint8x16_t a, uint16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNTT.II6 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vmovntq_m[_u32](uint16x8_t a, uint32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VMOVNTT.I32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vmvnq[_s8](int8x16_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vmvnq[_s16](int16x8_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vmvnq[_s32](int32x4_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vmvnq[_u8](uint8x16_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vmvnq[_u16](uint16x8_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vmvnq[_u32](uint32x4_t a)	a -> Qm	VMVN Qd,Qm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vmvnq_m[_s8](int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vmvnq_m[_s16](int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
int32x4_t [<__arm_]vmvnq_m[_s32](int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vmvnq_m[_u8](uint8x16_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vmvnq_m[_u16](uint16x8_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
uint32x4_t [<__arm_]vmvnq_m[_u32](uint32x4_t inactive, uint32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VMVNT Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vmvnq_n_s16(const int16_t imm)	imm in AdvSIMDExpa ndImm	VMVN.I16 Qd,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vmvnq_n_s32(const int32_t imm)	imm in AdvSIMDExpa ndImm	VMVN.I32 Qd,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vmvnq_n_u16(const uint16_t imm)	imm in AdvSIMDExpa ndImm	VMVN.II6 Qd,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vmvnq_n_u32(const uint32_t imm)	imm in AdvSIMDExpa ndImm	VMVN.I32 Qd,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vmvnq_m_n_s16(int16x8_t inactive, const int16_t imm, mve_pred16_t p)	inactive -> Qd imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VMVNT.I16 Qd,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vmvnq_m_n_s32(int32x4_t inactive, const int32_t imm, mve_pred16_t p)	inactive -> Qd imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VMVNT.I32 Qd,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm__vmvnq_m[_n_u16](uint16x8_t inactive, const uint16_t imm, mve_pred16_t p)	inactive -> Qd imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VMVNT.I16 Qd,#imm	Qd -> result	MVE
uint32x4_t __arm__vmvnq_m[_n_u32](uint32x4_t inactive, const uint32_t imm, mve_pred16_t p)	inactive -> Qd imm in AdvSIMDExpa ndImm p -> Rp	VMSR P0,Rp VPST VMVNT.I32 Qd,#imm	Qd -> result	MVE
mve_pred16_t __arm__vpnot(mve_pred16_t a)	a -> Rp	VMSR P0,Rp VPNOT VMRS Rt,P0	Rt -> result	MVE
int8x16_t __arm__vpselq[_s8](int8x16_t a, int8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm__vpselq[_s16](int16x8_t a, int16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm__vpselq[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
int64x2_t __arm__vpselq[_s64](int64x2_t a, int64x2_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm__vpselq[_u8](uint8x16_t a, uint8x16_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm__vpselq[_u16](uint16x8_t a, uint16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm__vpselq[_u32](uint32x4_t a, uint32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
uint64x2_t __arm__vpselq[_u64](uint64x2_t a, uint64x2_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm__vpselq[_f16](float16x8_t a, float16x8_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm__vpselq[_f32](float32x4_t a, float32x4_t b, mve_pred16_t p)	a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPSEL Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm__vornq[_f16](float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm__vornq[_f32](float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm__vornq[_s8](int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm__vornq[_s16](int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm__vornq[_s32](int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm__vornq[_u8](uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm__vornq[_u16](uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm__vornq[_u32](uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VORN Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm__vornq_m[_f16](float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm__vornq_m[_f32](float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm__vornq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm__vornq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32x4_t __arm_vornq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vornq_m[_u8](uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vornq_m[_u16](uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vornq_m[_u32](uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORNT Qd,Qn,Qm	Qd -> result	MVE
float16x8_t __arm_vorrq_f16(float16x8_t a, float16x8_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vorrq_f32(float32x4_t a, float32x4_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vorrq_s8(int8x16_t a, int8x16_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vorrq_s16(int16x8_t a, int16x8_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vorrq_s32(int32x4_t a, int32x4_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vorrq_u8(uint8x16_t a, uint8x16_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vorrq_u16(uint16x8_t a, uint16x8_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vorrq_u32(uint32x4_t a, uint32x4_t b)	a -> Qn b -> Qm	VORR Qd,Qn,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vorrq_m_f16(float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
float32x4_t __arm_vorrq_m_f32(float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
int8x16_t __arm_vorrq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vorrq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
int32x4_t __arm_vorrq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
uint8x16_t __arm_vorrq_m_u8(uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
uint16x8_t __arm_vorrq_m_u16(uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
uint32x4_t __arm_vorrq_m_u32(uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qn b -> Qm p -> Rp	VMSR P0,Rp VPST VORRT Qd,Qn,Qm	Qd -> result	MVE
int16x8_t __arm_vorrq_n_s16(int16x8_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VORR.I16 Qda,#imm	Qda -> result	MVE
int32x4_t __arm_vorrq_n_s32(int32x4_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VORR.I32 Qda,#imm	Qda -> result	MVE
uint16x8_t __arm_vorrq_n_u16(uint16x8_t a, const int imm)	a -> Qda imm in AdvSIMDExpandImm	VORR.I16 Qda,#imm	Qda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t [<__arm_]vorrq_n_u32](uint32x4_t a, const int imm)	a -> Qda imm in AdvSIMDExpandedImm	VORR.I32 Qda,#imm	Qda -> result	MVE
int16x8_t [<__arm_]vorrq_m_n_s16](int16x8_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandedImm p -> Rp	VMSR P0,Rp VPST VORRT.I16 Qda,#imm	Qda -> result	MVE
int32x4_t [<__arm_]vorrq_m_n_s32](int32x4_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandedImm p -> Rp	VMSR P0,Rp VPST VORRT.I32 Qda,#imm	Qda -> result	MVE
uint16x8_t [<__arm_]vorrq_m_n_u16](uint16x8_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandedImm p -> Rp	VMSR P0,Rp VPST VORRT.I16 Qda,#imm	Qda -> result	MVE
uint32x4_t [<__arm_]vorrq_m_n_u32](uint32x4_t a, const int imm, mve_pred16_t p)	a -> Qda imm in AdvSIMDExpandedImm p -> Rp	VMSR P0,Rp VPST VORRT.I32 Qda,#imm	Qda -> result	MVE
int8x16_t [<__arm_]vqmovnbq_s16](int8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VQMOVNB.S16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqmovnbq_s32](int16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VQMOVNB.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovnbq_u16](uint8x16_t a, uint16x8_t b)	a -> Qd b -> Qm	VQMOVNB.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovnbq_u32](uint16x8_t a, uint32x4_t b)	a -> Qd b -> Qm	VQMOVNB.U32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqmovnbq_m_s16](int8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNBT.S16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqmovnbq_m_s32](int16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNBT.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovnbq_m_u16](uint8x16_t a, uint16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNBT.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovnbq_m_u32](uint16x8_t a, uint32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNBT.U32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqmovntq_s16](int8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VQMOVNT.S16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqmovntq_s32](int16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VQMOVNT.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovntq_u16](uint8x16_t a, uint16x8_t b)	a -> Qd b -> Qm	VQMOVNT.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovntq_u32](uint16x8_t a, uint32x4_t b)	a -> Qd b -> Qm	VQMOVNT.U32 Qd,Qm	Qd -> result	MVE
int8x16_t [<__arm_]vqmovntq_m_s16](int8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNTT.S16 Qd,Qm	Qd -> result	MVE
int16x8_t [<__arm_]vqmovntq_m_s32](int16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNTT.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovntq_m_u16](uint8x16_t a, uint16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNTT.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovntq_m_u32](uint16x8_t a, uint32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVNTT.U32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovunbq_s16](uint8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VQMOVUNB.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovunbq_s32](uint16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VQMOVUNB.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovunbq_m_s16](uint8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNBT.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovunbq_m_s32](uint16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNBT.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovunbq_u16](uint8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VQMOVUNB.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovunbq_u32](uint16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VQMOVUNB.U32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovunbq_m_u16](uint8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNBT.U16 Qd,Qm	Qd -> result	MVE
uint16x8_t [<__arm_]vqmovunbq_m_u32](uint16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNBT.U32 Qd,Qm	Qd -> result	MVE
uint8x16_t [<__arm_]vqmovuntq_s16](uint8x16_t a, int16x8_t b)	a -> Qd b -> Qm	VQMOVUNT.S16 Qd,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm__vqmovuntq_s32(uint16x8_t a, int32x4_t b)	a -> Qd b -> Qm	VQMOVUNT.S32 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm__vqmovuntq_m_s16(uint8x16_t a, int16x8_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNTT.S16 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm__vqmovuntq_m_s32(uint16x8_t a, int32x4_t b, mve_pred16_t p)	a -> Qd b -> Qm p -> Rp	VMSR P0,Rp VPST VQMOVUNTT.S32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm__vqrshlq_n_s8(int8x16_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.S8 Qda,Rm	Qda -> result	MVE
int16x8_t __arm__vqrshlq_n_s16(int16x8_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.S16 Qda,Rm	Qda -> result	MVE
int32x4_t __arm__vqrshlq_n_s32(int32x4_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t __arm__vqrshlq_n_u8(uint8x16_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t __arm__vqrshlq_n_u16(uint16x8_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t __arm__vqrshlq_n_u32(uint32x4_t a, int32_t b)	a -> Qda b -> Rm	VQRSHL.U32 Qda,Rm	Qda -> result	MVE
int8x16_t __arm__vqrshlq_m_n_s8(int8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.S8 Qda,Rm	Qda -> result	MVE
int16x8_t __arm__vqrshlq_m_n_s16(int16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.S16 Qda,Rm	Qda -> result	MVE
int32x4_t __arm__vqrshlq_m_n_s32(int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t __arm__vqrshlq_m_n_u8(uint8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t __arm__vqrshlq_m_n_u16(uint16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t __arm__vqrshlq_m_n_u32(uint32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQRSHLT.U32 Qda,Rm	Qda -> result	MVE
int8x16_t __arm__vqrshlq_s8(int8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VQRSHL.S8 Qd,Qm,Qn	Qd -> result	MVE/NEON
int16x8_t __arm__vqrshlq_s16(int16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VQRSHL.S16 Qd,Qm,Qn	Qd -> result	MVE/NEON
int32x4_t __arm__vqrshlq_s32(int32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VQRSHL.S32 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint8x16_t __arm__vqrshlq_u8(uint8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VQRSHL.U8 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint16x8_t __arm__vqrshlq_u16(uint16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VQRSHL.U16 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint32x4_t __arm__vqrshlq_u32(uint32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VQRSHL.U32 Qd,Qm,Qn	Qd -> result	MVE/NEON
int8x16_t __arm__vqrshlq_m_s8(int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.S8 Qd,Qm,Qn	Qd -> result	MVE
int16x8_t __arm__vqrshlq_m_s16(int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.S16 Qd,Qm,Qn	Qd -> result	MVE
int32x4_t __arm__vqrshlq_m_s32(int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.S32 Qd,Qm,Qn	Qd -> result	MVE
uint8x16_t __arm__vqrshlq_m_u8(uint8x16_t inactive, uint8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.U8 Qd,Qm,Qn	Qd -> result	MVE
uint16x8_t __arm__vqrshlq_m_u16(uint16x8_t inactive, uint16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.U16 Qd,Qm,Qn	Qd -> result	MVE
uint32x4_t __arm__vqrshlq_m_u32(uint32x4_t inactive, uint32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQRSHLT.U32 Qd,Qm,Qn	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vqrshrbq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRB.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqrshrbq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRB.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrbq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRB.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrbq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRB.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqrshrbq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRNBT.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqrshrbq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRNBT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrbq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRNBT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrbq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRNBT.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqrshrq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRN.T.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqrshrq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRN.T.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRN.T.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRN.T.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqrshrq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRNNT.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqrshrq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRNNT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRNNT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRNNT.U32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrunbq[_n_s16](uint8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRUNB.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrunbq[_n_s32](uint16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRUNB.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrunbq_m[_n_s16](uint8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRUNBT.S16 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t [<__arm_]vqrshrunbq_m[_n_s32](uint16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRUNBT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrunq[_n_s16](uint8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQRSHRUNT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrunq[_n_s32](uint16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQRSHRUNT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqrshrunq_m[_n_s16](uint8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQRSHRUNTT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqrshrunq_m[_n_s32](uint16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQRSHRUNTT.S32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqshlq[_s8](int8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VQSHL.S8 Qd,Qm,Qn	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vqshlq[_s16](int16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VQSHL.S16 Qd,Qm,Qn	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqshlq[_s32](int32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VQSHL.S32 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vqshlq[_u8](uint8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VQSHL.U8 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vqshlq[_u16](uint16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VQSHL.U16 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vqshlq[_u32](uint32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VQSHL.U32 Qd,Qm,Qn	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqshlq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.S8 Qd,Qm,Qn	Qd -> result	MVE
int16x8_t [<__arm_]vqshlq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.S16 Qd,Qm,Qn	Qd -> result	MVE
int32x4_t [<__arm_]vqshlq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.S32 Qd,Qm,Qn	Qd -> result	MVE
uint8x16_t [<__arm_]vqshlq_m[_u8](uint8x16_t inactive, uint8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.U8 Qd,Qm,Qn	Qd -> result	MVE
uint16x8_t [<__arm_]vqshlq_m[_u16](uint16x8_t inactive, uint16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.U16 Qd,Qm,Qn	Qd -> result	MVE
uint32x4_t [<__arm_]vqshlq_m[_u32](uint32x4_t inactive, uint32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VQSHLT.U32 Qd,Qm,Qn	Qd -> result	MVE
int8x16_t [<__arm_]vqshlq_n[_s8](int8x16_t a, const int imm)	a -> Qn 0 <= imm <= 7	VQSHL.S8 Qd,Qn,#imm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vqshlq_n[_s16](int16x8_t a, const int imm)	a -> Qn 0 <= imm <= 15	VQSHL.S16 Qd,Qn,#imm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vqshlq_n[_s32](int32x4_t a, const int imm)	a -> Qn 0 <= imm <= 31	VQSHL.S32 Qd,Qn,#imm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vqshlq_n[_u8](uint8x16_t a, const int imm)	a -> Qn 0 <= imm <= 7	VQSHL.U8 Qd,Qn,#imm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vqshlq_n[_u16](uint16x8_t a, const int imm)	a -> Qn 0 <= imm <= 15	VQSHL.U16 Qd,Qn,#imm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vqshlq_n[_u32](uint32x4_t a, const int imm)	a -> Qn 0 <= imm <= 31	VQSHL.U32 Qd,Qn,#imm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vqshlq_m_n[_s8](int8x16_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VQSHLT.S8 Qd,Qn,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vqshlq_m_n[_s16](int16x8_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VQSHLT.S16 Qd,Qn,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vqshlq_m_n[_s32](int32x4_t inactive, int32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VQSHLT.S32 Qd,Qn,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshlq_m_n[_u8](uint8x16_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VQSHLT.U8 Qd,Qn,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshlq_m_n[_u16](uint16x8_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VQSHLT.U16 Qd,Qn,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vqshlq_m_n[_u32](uint32x4_t inactive, uint32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VQSHLT.U32 Qd,Qn,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqshlq_r[_s8](int8x16_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.S8 Qda,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vqshlq_r[_s16](int16x8_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.S16 Qda,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vqshlq_r[_s32](int32x4_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqshlq_rf[_u8](uint8x16_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vqshlq_rf[_u16](uint16x8_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vqshlq_rf[_u32](uint32x4_t a, int32_t b)	a -> Qda b -> Rm	VQSHL.U32 Qda,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vqshlq_m_rf[_s8](int8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.S8 Qda,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vqshlq_m_rf[_s16](int16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.S16 Qda,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vqshlq_m_rf[_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqshlq_m_rf[_u8](uint8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vqshlq_m_rf[_u16](uint16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vqshlq_m_rf[_u32](uint32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VQSHLT.U32 Qda,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vqshluq[_n_s8](int8x16_t a, const int imm)	a -> Qn 0 <= imm <= 7	VQSHLU.S8 Qd,Qn,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshluq[_n_s16](int16x8_t a, const int imm)	a -> Qn 0 <= imm <= 15	VQSHLU.S16 Qd,Qn,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vqshluq[_n_s32](int32x4_t a, const int imm)	a -> Qn 0 <= imm <= 31	VQSHLU.S32 Qd,Qn,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshluq_m[_n_s8](uint8x16_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VQSHLU.T8 Qd,Qn,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshluq_m[_n_s16](uint16x8_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VQSHLU.T16 Qd,Qn,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vqshluq_m[_n_s32](uint32x4_t inactive, int32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qn 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VQSHLU.T32 Qd,Qn,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vqshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQSHRNQ.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqshrnq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQSHRNQ.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshrnq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQSHRNQ.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQSHRNQ.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqshrnq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRNBT.S16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqshrnq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRNBT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshrnq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRNBT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshrnq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRNBT.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqshrnq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQSHRNQ.M16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqshrnq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQSHRNQ.M32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vqshrnq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRNQ.M16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vqshrnq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRNQ.M32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshrnq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRNQ.U16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshrnq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRNQ.U32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshrunq[_n_s16](uint8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQSHRUNQ.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vqshrunq[_n_s32](uint16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQSHRUNQ.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vqshrunq_m[_n_s16](uint8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRUNBT.S16 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t __arm_vqshrunbq_m_n_s32(uint16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRUNBT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t __arm_vqshrunq_n_s16(uint8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VQSHRUNT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vqshrunq_n_s32(uint16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VQSHRUNT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t __arm_vqshrunq_m_n_s16(uint8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VQSHRUNTT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vqshrunq_m_n_s32(uint16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VQSHRUNTT.S32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t __arm_vrev16q_s8(int8x16_t a)	a -> Qm	VREV16.8 Qd,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vrev16q_u8(uint8x16_t a)	a -> Qm	VREV16.8 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vrev16q_m_s8(int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV16T.8 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm_vrev16q_m_u8(uint8x16_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV16T.8 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vrev32q_s8(int8x16_t a)	a -> Qm	VREV32.8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vrev32q_s16(int16x8_t a)	a -> Qm	VREV32.16 Qd,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vrev32q_u8(uint8x16_t a)	a -> Qm	VREV32.8 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vrev32q_u16(uint16x8_t a)	a -> Qm	VREV32.16 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vrev32q_f16(float16x8_t a)	a -> Qm	VREV32.16 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vrev32q_m_s8(int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV32T.8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vrev32q_m_s16(int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV32T.16 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm_vrev32q_m_u8(uint8x16_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV32T.8 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vrev32q_m_u16(uint16x8_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV32T.16 Qd,Qm	Qd -> result	MVE
float16x8_t __arm_vrev32q_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV32T.16 Qd,Qm	Qd -> result	MVE
int8x16_t __arm_vrev64q_s8(int8x16_t a)	a -> Qm	VREV64.8 Qd,Qm	Qd -> result	MVE/NEON
int16x8_t __arm_vrev64q_s16(int16x8_t a)	a -> Qm	VREV64.16 Qd,Qm	Qd -> result	MVE/NEON
int32x4_t __arm_vrev64q_s32(int32x4_t a)	a -> Qm	VREV64.32 Qd,Qm	Qd -> result	MVE/NEON
uint8x16_t __arm_vrev64q_u8(uint8x16_t a)	a -> Qm	VREV64.8 Qd,Qm	Qd -> result	MVE/NEON
uint16x8_t __arm_vrev64q_u16(uint16x8_t a)	a -> Qm	VREV64.16 Qd,Qm	Qd -> result	MVE/NEON
uint32x4_t __arm_vrev64q_u32(uint32x4_t a)	a -> Qm	VREV64.32 Qd,Qm	Qd -> result	MVE/NEON
float16x8_t __arm_vrev64q_f16(float16x8_t a)	a -> Qm	VREV64.16 Qd,Qm	Qd -> result	MVE/NEON
float32x4_t __arm_vrev64q_f32(float32x4_t a)	a -> Qm	VREV64.32 Qd,Qm	Qd -> result	MVE/NEON
int8x16_t __arm_vrev64q_m_s8(int8x16_t inactive, int8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.8 Qd,Qm	Qd -> result	MVE
int16x8_t __arm_vrev64q_m_s16(int16x8_t inactive, int16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.16 Qd,Qm	Qd -> result	MVE
int32x4_t __arm_vrev64q_m_s32(int32x4_t inactive, int32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.32 Qd,Qm	Qd -> result	MVE
uint8x16_t __arm_vrev64q_m_u8(uint8x16_t inactive, uint8x16_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.8 Qd,Qm	Qd -> result	MVE
uint16x8_t __arm_vrev64q_m_u16(uint16x8_t inactive, uint16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.16 Qd,Qm	Qd -> result	MVE
uint32x4_t __arm_vrev64q_m_u32(uint32x4_t inactive, uint32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.32 Qd,Qm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
float16x8_t __arm__vrev64q_m_f16(float16x8_t inactive, float16x8_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.16 Qd,Qm	Qd -> result	MVE
float32x4_t __arm__vrev64q_m_f32(float32x4_t inactive, float32x4_t a, mve_pred16_t p)	inactive -> Qd a -> Qm p -> Rp	VMSR P0,Rp VPST VREV64T.32 Qd,Qm	Qd -> result	MVE
int8x16_t __arm__vrshlq_n_s8(int8x16_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.S8 Qda,Rm	Qda -> result	MVE
int16x8_t __arm__vrshlq_n_s16(int16x8_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.S16 Qda,Rm	Qda -> result	MVE
int32x4_t __arm__vrshlq_n_s32(int32x4_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t __arm__vrshlq_n_u8(uint8x16_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t __arm__vrshlq_n_u16(uint16x8_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t __arm__vrshlq_n_u32(uint32x4_t a, int32_t b)	a -> Qda b -> Rm	VRSHL.U32 Qda,Rm	Qda -> result	MVE
int8x16_t __arm__vrshlq_m_n_s8(int8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.S8 Qda,Rm	Qda -> result	MVE
int16x8_t __arm__vrshlq_m_n_s16(int16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.S16 Qda,Rm	Qda -> result	MVE
int32x4_t __arm__vrshlq_m_n_s32(int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t __arm__vrshlq_m_n_u8(uint8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t __arm__vrshlq_m_n_u16(uint16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t __arm__vrshlq_m_n_u32(uint32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VRSHLT.U32 Qda,Rm	Qda -> result	MVE
int8x16_t __arm__vrshlq_s8(int8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VRSHL.S8 Qd,Qm,Qn	Qd -> result	MVE/NEON
int16x8_t __arm__vrshlq_s16(int16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VRSHL.S16 Qd,Qm,Qn	Qd -> result	MVE/NEON
int32x4_t __arm__vrshlq_s32(int32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VRSHL.S32 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint8x16_t __arm__vrshlq_u8(uint8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VRSHL.U8 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint16x8_t __arm__vrshlq_u16(uint16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VRSHL.U16 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint32x4_t __arm__vrshlq_u32(uint32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VRSHL.U32 Qd,Qm,Qn	Qd -> result	MVE/NEON
int8x16_t __arm__vrshlq_m_inactive(int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.S8 Qd,Qm,Qn	Qd -> result	MVE
int16x8_t __arm__vrshlq_m_s16(int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.S16 Qd,Qm,Qn	Qd -> result	MVE
int32x4_t __arm__vrshlq_m_s32(int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.S32 Qd,Qm,Qn	Qd -> result	MVE
uint8x16_t __arm__vrshlq_m_u8(uint8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.U8 Qd,Qm,Qn	Qd -> result	MVE
uint16x8_t __arm__vrshlq_m_u16(uint16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.U16 Qd,Qm,Qn	Qd -> result	MVE
uint32x4_t __arm__vrshlq_m_u32(uint32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VRSHLT.U32 Qd,Qm,Qn	Qd -> result	MVE
int8x16_t __arm__vshlcq_s8(int8x16_t a, uint32_t *b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vshlcq[_s16](int16x8_t a, uint32_t * b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
int32x4_t [<__arm_]vshlcq[_s32](int32x4_t a, uint32_t * b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint8x16_t [<__arm_]vshlcq[_u8](uint8x16_t a, uint32_t * b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint16x8_t [<__arm_]vshlcq[_u16](uint16x8_t a, uint32_t * b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint32x4_t [<__arm_]vshlcq[_u32](uint32x4_t a, uint32_t * b, const int imm)	a -> Qda *b -> Rdm 1 <= imm <= 32	VSHLC Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
int8x16_t [<__arm_]vshlcq_m[_s8](int8x16_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
int16x8_t [<__arm_]vshlcq_m[_s16](int16x8_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
int32x4_t [<__arm_]vshlcq_m[_s32](int32x4_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint8x16_t [<__arm_]vshlcq_m[_u8](uint8x16_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint16x8_t [<__arm_]vshlcq_m[_u16](uint16x8_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
uint32x4_t [<__arm_]vshlcq_m[_u32](uint32x4_t a, uint32_t * b, const int imm, mve_pred16_t p)	a -> Qda *b -> Rdm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHLCT Qda,Rdm,#imm	Qda -> result Rdm -> *b	MVE
int16x8_t [<__arm_]vshllbq[_n_s8](int8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHLLB.S8 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vshllbq[_n_s16](int16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHLLB.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshllbq[_n_u8](uint8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHLLB.U8 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vshllbq[_n_u16](uint16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHLLB.U16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshllbq_m[_n_s8](int16x8_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHLLBT.S8 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vshllbq_m[_n_s16](int32x4_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHLLBT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshllbq_m[_n_u8](uint16x8_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHLLBT.U8 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t __arm_vshllbq_m[_n_u16](uint32x4_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHLLBT.U16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t __arm_vshlltq[_n_s8](int8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHLLT.S8 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t __arm_vshlltq[_n_s16](int16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHLLT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vshlltq[_n_u8](uint8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHLLT.U8 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t __arm_vshlltq_m[_n_u16](uint16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHLLT.U16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t __arm_vshlltq_m[_n_s8](int16x8_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHLLTT.S8 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t __arm_vshlltq_m[_n_s16](int32x4_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHLLTT.S16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vshlltq_m[_n_u8](uint16x8_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHLLTT.U8 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t __arm_vshlltq_m[_n_u16](uint32x4_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHLLTT.U16 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t __arm_vshlq[_s8](int8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VSHL.S8 Qd,Qm,Qn	Qd -> result	MVE/NEON
int16x8_t __arm_vshlq[_s16](int16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VSHL.S16 Qd,Qm,Qn	Qd -> result	MVE/NEON
int32x4_t __arm_vshlq[_s32](int32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VSHL.S32 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint8x16_t __arm_vshlq[_u8](uint8x16_t a, int8x16_t b)	a -> Qm b -> Qn	VSHL.U8 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint16x8_t __arm_vshlq[_u16](uint16x8_t a, int16x8_t b)	a -> Qm b -> Qn	VSHL.U16 Qd,Qm,Qn	Qd -> result	MVE/NEON
uint32x4_t __arm_vshlq[_u32](uint32x4_t a, int32x4_t b)	a -> Qm b -> Qn	VSHL.U32 Qd,Qm,Qn	Qd -> result	MVE/NEON
int8x16_t __arm_vshlq_m[_s8](int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.S8 Qd,Qm,Qn	Qd -> result	MVE
int16x8_t __arm_vshlq_m[_s16](int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.S16 Qd,Qm,Qn	Qd -> result	MVE
int32x4_t __arm_vshlq_m[_s32](int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.S32 Qd,Qm,Qn	Qd -> result	MVE
uint8x16_t __arm_vshlq_m[_u8](uint8x16_t inactive, uint8x16_t a, int8x16_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.U8 Qd,Qm,Qn	Qd -> result	MVE
uint16x8_t __arm_vshlq_m[_u16](uint16x8_t inactive, uint16x8_t a, int16x8_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.U16 Qd,Qm,Qn	Qd -> result	MVE
uint32x4_t __arm_vshlq_m[_u32](uint32x4_t inactive, uint32x4_t a, int32x4_t b, mve_pred16_t p)	inactive -> Qd a -> Qm b -> Qn p -> Rp	VMSR P0,Rp VPST VSHLT.U32 Qd,Qm,Qn	Qd -> result	MVE
int8x16_t __arm_vshlq_n[_s8](int8x16_t a, const int imm)	a -> Qm 0 <= imm <= 7	VSHL.S8 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t __arm_vshlq_n[_s16](int16x8_t a, const int imm)	a -> Qm 0 <= imm <= 15	VSHL.S16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t __arm_vshlq_n[_s32](int32x4_t a, const int imm)	a -> Qm 0 <= imm <= 31	VSHL.S32 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint8x16_t [<__arm_]vshlq_n[_u8](uint8x16_t a, const int imm)	a -> Qm 0 <= imm <= 7	VSHL.U8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshlq_n[_u16](uint16x8_t a, const int imm)	a -> Qm 0 <= imm <= 15	VSHL.U16 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vshlq_n[_u32](uint32x4_t a, const int imm)	a -> Qm 0 <= imm <= 31	VSHL.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshlq_m_n[_s8](int8x16_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VSHLT.S8 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshlq_m_n[_s16](int16x8_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VSHLT.S16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vshlq_m_n[_s32](int32x4_t inactive, int32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VSHLT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshlq_m_n[_u8](uint8x16_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VSHLT.U8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshlq_m_n[_u16](uint16x8_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VSHLT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vshlq_m_n[_u32](uint32x4_t inactive, uint32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VSHLT.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshlq_r[_s8](int8x16_t a, int32_t b)	a -> Qda b -> Rm	VSHL.S8 Qda,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vshlq_r[_s16](int16x8_t a, int32_t b)	a -> Qda b -> Rm	VSHL.S16 Qda,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vshlq_r[_s32](int32x4_t a, int32_t b)	a -> Qda b -> Rm	VSHL.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vshlq_r[_u8](uint8x16_t a, int32_t b)	a -> Qda b -> Rm	VSHL.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vshlq_r[_u16](uint16x8_t a, int32_t b)	a -> Qda b -> Rm	VSHL.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vshlq_r[_u32](uint32x4_t a, int32_t b)	a -> Qda b -> Rm	VSHL.U32 Qda,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vshlq_m_r[_s8](int8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.S8 Qda,Rm	Qda -> result	MVE
int16x8_t [<__arm_]vshlq_m_r[_s16](int16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.S16 Qda,Rm	Qda -> result	MVE
int32x4_t [<__arm_]vshlq_m_r[_s32](int32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.S32 Qda,Rm	Qda -> result	MVE
uint8x16_t [<__arm_]vshlq_m_r[_u8](uint8x16_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.U8 Qda,Rm	Qda -> result	MVE
uint16x8_t [<__arm_]vshlq_m_r[_u16](uint16x8_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.U16 Qda,Rm	Qda -> result	MVE
uint32x4_t [<__arm_]vshlq_m_r[_u32](uint32x4_t a, int32_t b, mve_pred16_t p)	a -> Qda b -> Rm p -> Rp	VMSR P0,Rp VPST VSHLT.U32 Qda,Rm	Qda -> result	MVE
int8x16_t [<__arm_]vrshrnbp[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VRSHRNBP.I16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vrshrnbp[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VRSHRNBP.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vrshrnbp[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VRSHRNBP.I16 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint16x8_t [<__arm_]vrshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VRSRNB.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vrshrnq_m[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VRSHRNBT.I16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vrshrnq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRNBT.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vrshrnq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VRSHRNBT.I16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vrshrnq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRNBT.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vrshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VRSHRNT.I16 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vrshrnq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VRSHRNT.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vrshrnq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VRSHRNT.I16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vrshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRNTT.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vrshrnq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VRSHRNTT.I16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vrshrnq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRNTT.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vrshrq[_n_s8](int8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VRSHR.S8 Qd,Qm,#imm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vrshrq[_n_s16](int16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VRSHR.S16 Qd,Qm,#imm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vrshrq[_n_s32](int32x4_t a, const int imm)	a -> Qm 1 <= imm <= 32	VRSHR.S32 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vrshrq[_n_u8](uint8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VRSHR.U8 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vrshrq[_n_u16](uint16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VRSHR.U16 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vrshrq[_n_u32](uint32x4_t a, const int imm)	a -> Qm 1 <= imm <= 32	VRSHR.U32 Qd,Qm,#imm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vrshrq_m[_n_s8](int8x16_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VRSHRT.S8 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vrshrq_m[_n_s16](int16x8_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRT.S16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vrshrq_m[_n_s32](int32x4_t inactive, int32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VRSHRT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vrshrq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VRSHRT.U8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vrshrq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VRSHRT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vrshrq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VRSHRT.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSHRNQ.II6 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshrnq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSHRNQ.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshrnq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSHRNQ.II6 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSHRNQ.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRNBT.II6 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshrnq[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRNBT.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshrnq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRNBT.II6 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRNBT.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSHRNQ.II6 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshrnq[_n_s32](int16x8_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSHRNQ.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshrnq[_n_u16](uint8x16_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSHRNQ.II6 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshrnq[_n_u32](uint16x8_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSHRNQ.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshrnq[_n_s16](int8x16_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRNBT.II6 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int16x8_t [<__arm_]vshrq_m[_n_s32](int16x8_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRNTT.I32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshrq_m[_n_u16](uint8x16_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRNTT.I16 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshrq_m[_n_u32](uint16x8_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRNTT.I32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vshrq[_n_s8](int8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHR.S8 Qd,Qm,#imm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vshrq[_n_s16](int16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHR.S16 Qd,Qm,#imm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vshrq[_n_s32](int32x4_t a, const int imm)	a -> Qm 1 <= imm <= 32	VSHR.S32 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vshrq[_n_u8](uint8x16_t a, const int imm)	a -> Qm 1 <= imm <= 8	VSHR.U8 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vshrq[_n_u16](uint16x8_t a, const int imm)	a -> Qm 1 <= imm <= 16	VSHR.U16 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vshrq[_n_u32](uint32x4_t a, const int imm)	a -> Qm 1 <= imm <= 32	VSHR.U32 Qd,Qm,#imm	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vshrq_m[_n_s8](int8x16_t inactive, int8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRT.S8 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t [<__arm_]vshrq_m[_n_s16](int16x8_t inactive, int16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRT.S16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t [<__arm_]vshrq_m[_n_s32](int32x4_t inactive, int32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHRT.S32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t [<__arm_]vshrq_m[_n_u8](uint8x16_t inactive, uint8x16_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSHRT.U8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t [<__arm_]vshrq_m[_n_u16](uint16x8_t inactive, uint16x8_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSHRT.U16 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t [<__arm_]vshrq_m[_n_u32](uint32x4_t inactive, uint32x4_t a, const int imm, mve_pred16_t p)	inactive -> Qd a -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSHRT.U32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t [<__arm_]vsliq[_n_s8](int8x16_t a, int8x16_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 7	VSLI.8 Qd,Qm,#imm	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vsliq[_n_s16](int16x8_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 15	VSLI.16 Qd,Qm,#imm	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vsliq[_n_s32](int32x4_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 31	VSLI.32 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vsliq[_n_u8](uint8x16_t a, uint8x16_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 7	VSLI.8 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vsliq[_n_u16](uint16x8_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 15	VSLI.16 Qd,Qm,#imm	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t __arm_vsliq_n_u32(uint32x4_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 0 <= imm <= 31	VSLI.32 Qd,Qm,#imm	Qd -> result	MVE/NEON
int8x16_t __arm_vsliq_m_n_s8(int8x16_t a, int8x16_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VSLIT.8 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t __arm_vsliq_m_n_s16(int16x8_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VSLIT.16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t __arm_vsliq_m_n_s32(int32x4_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VSLIT.32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t __arm_vsliq_m_n_u8(uint8x16_t a, uint8x16_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 7 p -> Rp	VMSR P0,Rp VPST VSLIT.8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vsliq_m_n_u16(uint16x8_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 15 p -> Rp	VMSR P0,Rp VPST VSLIT.16 Qd,Qm,#imm	Qd -> result	MVE
uint32x4_t __arm_vsliq_m_n_u32(uint32x4_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 0 <= imm <= 31 p -> Rp	VMSR P0,Rp VPST VSLIT.32 Qd,Qm,#imm	Qd -> result	MVE
int8x16_t __arm_vsriq_n_s8(int8x16_t a, int8x16_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSRI.8 Qd,Qm,#imm	Qd -> result	MVE/NEON
int16x8_t __arm_vsriq_n_s16(int16x8_t a, int16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSRI.16 Qd,Qm,#imm	Qd -> result	MVE/NEON
int32x4_t __arm_vsriq_n_s32(int32x4_t a, int32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 32	VSRI.32 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint8x16_t __arm_vsriq_n_u8(uint8x16_t a, uint8x16_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 8	VSRI.8 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint16x8_t __arm_vsriq_n_u16(uint16x8_t a, uint16x8_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 16	VSRI.16 Qd,Qm,#imm	Qd -> result	MVE/NEON
uint32x4_t __arm_vsriq_n_u32(uint32x4_t a, uint32x4_t b, const int imm)	a -> Qd b -> Qm 1 <= imm <= 32	VSRI.32 Qd,Qm,#imm	Qd -> result	MVE/NEON
int8x16_t __arm_vsriq_m_n_s8(int8x16_t a, int8x16_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSRIT.8 Qd,Qm,#imm	Qd -> result	MVE
int16x8_t __arm_vsriq_m_n_s16(int16x8_t a, int16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSRIT.16 Qd,Qm,#imm	Qd -> result	MVE
int32x4_t __arm_vsriq_m_n_s32(int32x4_t a, int32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSRIT.32 Qd,Qm,#imm	Qd -> result	MVE
uint8x16_t __arm_vsriq_m_n_u8(uint8x16_t a, uint8x16_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 8 p -> Rp	VMSR P0,Rp VPST VSRIT.8 Qd,Qm,#imm	Qd -> result	MVE
uint16x8_t __arm_vsriq_m_n_u16(uint16x8_t a, uint16x8_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 16 p -> Rp	VMSR P0,Rp VPST VSRIT.16 Qd,Qm,#imm	Qd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
uint32x4_t __arm_vsriq_m[n_u32](uint32x4_t a, uint32x4_t b, const int imm, mve_pred16_t p)	a -> Qd b -> Qm 1 <= imm <= 32 p -> Rp	VMSR P0,Rp VPST VSRIT.32 Qd,Qm,#imm	Qd -> result	MVE
float16_t __arm_vgetq_lane[f16](float16x8_t a, const int idx)	a -> Qn 0 <= idx <= 7	VMOV.U16 Rt,Qn[idx]	Rt -> result	MVE/NEON
float32_t __arm_vgetq_lane[f32](float32x4_t a, const int idx)	a -> Qn 0 <= idx <= 3	VMOV.32 Rt,Qn[idx]	Rt -> result	MVE/NEON
int8_t __arm_vgetq_lane[s8](int8x16_t a, const int idx)	a -> Qn 0 <= idx <= 15	VMOV.S8 Rt,Qn[idx]	Rt -> result	MVE/NEON
int16_t __arm_vgetq_lane[s16](int16x8_t a, const int idx)	a -> Qn 0 <= idx <= 7	VMOV.S16 Rt,Qn[idx]	Rt -> result	MVE/NEON
int32_t __arm_vgetq_lane[s32](int32x4_t a, const int idx)	a -> Qn 0 <= idx <= 3	VMOV.32 Rt,Qn[idx]	Rt -> result	MVE/NEON
int64_t __arm_vgetq_lane[s64](int64x2_t a, const int idx)	a -> Qn 0 <= idx <= 1	VMOV Rt1,Rt2,D(2*n+idx)	[Rt1,Rt2] -> result	MVE/NEON
uint8_t __arm_vgetq_lane[u8](uint8x16_t a, const int idx)	a -> Qn 0 <= idx <= 15	VMOV.U8 Rt,Qn[idx]	Rt -> result	MVE/NEON
uint16_t __arm_vgetq_lane[u16](uint16x8_t a, const int idx)	a -> Qn 0 <= idx <= 7	VMOV.U16 Rt,Qn[idx]	Rt -> result	MVE/NEON
uint32_t __arm_vgetq_lane[u32](uint32x4_t a, const int idx)	a -> Qn 0 <= idx <= 3	VMOV.32 Rt,Qn[idx]	Rt -> result	MVE/NEON
uint64_t __arm_vgetq_lane[u64](uint64x2_t a, const int idx)	a -> Qn 0 <= idx <= 1	VMOV Rt1,Rt2,D(2*n+idx)	[Rt1,Rt2] -> result	MVE/NEON
float16x8_t __arm_vsetq_lane[f16](float16_t a, float16x8_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 7	VMOV.16 Qd[idx],Rt	Qd -> result	MVE/NEON
float32x4_t __arm_vsetq_lane[f32](float32_t a, float32x4_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 3	VMOV.32 Qd[idx],Rt	Qd -> result	MVE/NEON
int8x16_t __arm_vsetq_lane[s8](int8_t a, int8x16_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 15	VMOV.8 Qd[idx],Rt	Qd -> result	MVE/NEON
int16x8_t __arm_vsetq_lane[s16](int16_t a, int16x8_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 7	VMOV.16 Qd[idx],Rt	Qd -> result	MVE/NEON
int32x4_t __arm_vsetq_lane[s32](int32_t a, int32x4_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 3	VMOV.32 Qd[idx],Rt	Qd -> result	MVE/NEON
int64x2_t __arm_vsetq_lane[s64](int64_t a, int64x2_t b, const int idx)	a -> [Rt1,Rt2] b -> Qd 0 <= idx <= 1	VMOV D(2*d+idx),Rt1,Rt2	Qd -> result	MVE/NEON
uint8x16_t __arm_vsetq_lane[u8](uint8_t a, uint8x16_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 15	VMOV.8 Qd[idx],Rt	Qd -> result	MVE/NEON
uint16x8_t __arm_vsetq_lane[u16](uint16_t a, uint16x8_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 7	VMOV.16 Qd[idx],Rt	Qd -> result	MVE/NEON
uint32x4_t __arm_vsetq_lane[u32](uint32_t a, uint32x4_t b, const int idx)	a -> Rt b -> Qd 0 <= idx <= 3	VMOV.32 Qd[idx],Rt	Qd -> result	MVE/NEON
uint64x2_t __arm_vsetq_lane[u64](uint64_t a, uint64x2_t b, const int idx)	a -> [Rt1,Rt2] b -> Qd 0 <= idx <= 1	VMOV D(2*d+idx),Rt1,Rt2	Qd -> result	MVE/NEON
mve_pred16_t __arm_vcpt8q(uint32_t a)	a -> Rn	VCTP.8 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt16q(uint32_t a)	a -> Rn	VCTP.16 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt32q(uint32_t a)	a -> Rn	VCTP.32 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt64q(uint32_t a)	a -> Rn	VCTP.64 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt8q_m(uint32_t a, mve_pred16_t p)	a -> Rn p -> Rp	VMSR P0,Rp VPST VCTPT.8 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt16q_m(uint32_t a, mve_pred16_t p)	a -> Rn p -> Rp	VMSR P0,Rp VPST VCTPT.16 Rn VMRS Rd,P0	Rd -> result	MVE
mve_pred16_t __arm_vcpt32q_m(uint32_t a, mve_pred16_t p)	a -> Rn p -> Rp	VMSR P0,Rp VPST VCTPT.32 Rn VMRS Rd,P0	Rd -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
mve_pred16_t __arm_vctp64q_m(uint32_t a, mve_pred16_t p)	a -> Rn p -> Rp	VMSR P0,Rp VPST VCTPT.64 Rn VMRS Rd,P0	Rd -> result	MVE
int8x16_t __arm_vuninitializedq_s8(void)			Qd -> result	MVE
int16x8_t __arm_vuninitializedq_s16(void)			Qd -> result	MVE
int32x4_t __arm_vuninitializedq_s32(void)			Qd -> result	MVE
uint8x16_t __arm_vuninitializedq_u8(void)			Qd -> result	MVE
uint16x8_t __arm_vuninitializedq_u16(void)			Qd -> result	MVE
uint32x4_t __arm_vuninitializedq_u32(void)			Qd -> result	MVE
float16x8_t __arm_vuninitializedq_f16(void)			Qd -> result	MVE
float32x4_t __arm_vuninitializedq_f32(void)			Qd -> result	MVE
int16x8_t __arm_vreinterpretq_s16_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t __arm_vreinterpretq_s32_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t __arm_vreinterpretq_f32_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u8_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t __arm_vreinterpretq_u16_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t __arm_vreinterpretq_f16_s8(int8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t __arm_vreinterpretq_s8_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t __arm_vreinterpretq_s32_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t __arm_vreinterpretq_f32_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u8_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t __arm_vreinterpretq_u16_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t __arm_vreinterpretq_f16_s16(int16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t __arm_vreinterpretq_s8_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t __arm_vreinterpretq_s16_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t __arm_vreinterpretq_f32_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u8_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t __arm_vreinterpretq_u16_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t __arm_vreinterpretq_f16_s32(int32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t __arm_vreinterpretq_s8_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t __arm_vreinterpretq_s16_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t __arm_vreinterpretq_s32_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u8_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t __arm_vreinterpretq_u16_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_f32(float32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t __arm_vreinterpretq_s8_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t __arm_vreinterpretq_s16_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t __arm_vreinterpretq_s32_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t __arm_vreinterpretq_f32_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u16_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t __arm_vreinterpretq_f16_u8(uint8x16_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t __arm_vreinterpretq_s8_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t __arm_vreinterpretq_s16_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t __arm_vreinterpretq_s32_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t __arm_vreinterpretq_f32_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t __arm_vreinterpretq_u8_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t __arm_vreinterpretq_u32_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t __arm_vreinterpretq_u64_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t __arm_vreinterpretq_s64_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t __arm_vreinterpretq_f16_u16(uint16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int8x16_t [<__arm_]vreinterpretq_s8[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vreinterpretq_s16[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vreinterpretq_s32[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vreinterpretq_f32[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vreinterpretq_u8[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vreinterpretq_u16[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t [<__arm_]vreinterpretq_u64[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vreinterpretq_f16[_u32](uint32x4_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vreinterpretq_s8[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vreinterpretq_s16[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vreinterpretq_s32[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vreinterpretq_f32[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vreinterpretq_u8[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vreinterpretq_u16[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vreinterpretq_u32[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t [<__arm_]vreinterpretq_s64[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vreinterpretq_f16[_u64](uint64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vreinterpretq_s8[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vreinterpretq_s16[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vreinterpretq_s32[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vreinterpretq_f32[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vreinterpretq_u8[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vreinterpretq_u16[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vreinterpretq_u32[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t [<__arm_]vreinterpretq_u64[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float16x8_t [<__arm_]vreinterpretq_f16[_s64](int64x2_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int8x16_t [<__arm_]vreinterpretq_s8[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int16x8_t [<__arm_]vreinterpretq_s16[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int32x4_t [<__arm_]vreinterpretq_s32[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
float32x4_t [<__arm_]vreinterpretq_f32[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint8x16_t [<__arm_]vreinterpretq_u8[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint16x8_t [<__arm_]vreinterpretq_u16[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint32x4_t [<__arm_]vreinterpretq_u32[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64x2_t [<__arm_]vreinterpretq_u64[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
int64x2_t [<__arm_]vreinterpretq_s64[_f16](float16x8_t a)	a -> Qd	NOP	Qd -> result	MVE/NEON
uint64_t [<__arm_]lsll(uint64_t value, int32_t shift)	value -> [RdaHi,RdaLo] shift -> Rm	LSLL RdaLo,RdaHi,Rm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]asrl(int64_t value, int32_t shift)	value -> [RdaHi,RdaLo] shift -> Rm	ASRL RdaLo,RdaHi,Rm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]uqrshll(uint64_t value, int32_t shift)	value -> [RdaHi,RdaLo] shift -> Rm	UQRSHLL RdaLo,RdaHi,Rm	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]sqrshrl(int64_t value, int32_t shift)	value -> [RdaHi,RdaLo] shift -> Rm	SQRSHRL RdaLo,RdaHi,Rm	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]uqshll(uint64_t value, const int shift)	value -> [RdaHi,RdaLo] 1 <= shift <= 32	UQSHLL RdaLo,RdaHi,#shift	[RdaHi,RdaLo] -> result	MVE
uint64_t [<__arm_]urshrl(uint64_t value, const int shift)	value -> [RdaHi,RdaLo] 1 <= shift <= 32	URSHRL RdaLo,RdaHi,#shift	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]srshrl(int64_t value, const int shift)	value -> [RdaHi,RdaLo] 1 <= shift <= 32	SRSHRL RdaLo,RdaHi,#shift	[RdaHi,RdaLo] -> result	MVE
int64_t [<__arm_]sqshll(int64_t value, const int shift)	value -> [RdaHi,RdaLo] 1 <= shift <= 32	SQSHLL RdaLo,RdaHi,#shift	[RdaHi,RdaLo] -> result	MVE
uint32_t [<__arm_]uqrshl(uint32_t value, int32_t shift)	value -> Rda shift -> Rm	UQRSHL Rda,Rm	Rda -> result	MVE

Intrinsic	Argument Preparation	Instruction	Result	Supported Architectures
int32_t [<__arm_]sqrshr(int32_t value, int32_t shift)	value -> Rda shift -> Rm	SQRSHR Rda,Rm	Rda -> result	MVE
uint32_t [<__arm_]uqshl(uint32_t value, const int shift)	value -> Rda 1 <= shift <= 32	UQSHL Rda,#shift	Rda -> result	MVE
uint32_t [<__arm_]urshr(uint32_t value, const int shift)	value -> Rda 1 <= shift <= 32	URSHR Rda,#shift	Rda -> result	MVE
int32_t [<__arm_]sqshl(int32_t value, const int shift)	value -> Rda 1 <= shift <= 32	SQSHL Rda,#shift	Rda -> result	MVE
int32_t [<__arm_]srshr(int32_t value, const int shift)	value -> Rda 1 <= shift <= 32	SRSHR Rda,#shift	Rda -> result	MVE