![]()  | 
  
    CMSIS-Core (Cortex-A)
    Version 1.2.1
    
   CMSIS-Core support for Cortex-A processor-based devices 
   | 
 
CMSIS compiler specific macros, functions, instructions. More...
Macros | |
| #define | __CMSIS_CP15_H | 
| #define __CMSIS_CP15_H | 
| __STATIC_FORCEINLINE uint32_t __get_ACTRL | ( | void | ) | 
| __STATIC_FORCEINLINE uint32_t __get_CCSIDR | ( | void | ) | 
| __STATIC_FORCEINLINE uint32_t __get_CLIDR | ( | void | ) | 
| __STATIC_FORCEINLINE uint32_t __get_CSSELR | ( | void | ) | 
| __STATIC_FORCEINLINE void __set_ACTLR | ( | uint32_t | actlr | ) | 
| [in] | actlr | Auxiliary Control value to set | 
| CMSIS_DEPRECATED __STATIC_FORCEINLINE void __set_CCSIDR | ( | uint32_t | value | ) | 
| __STATIC_FORCEINLINE void __set_CNTP_CVAL | ( | uint64_t | value | ) | 
This function assigns the given value to 64bits PL1 Physical Timer CompareValue Register (CNTP_CVAL).
| [in] | value | CNTP_CVAL Register value to set | 
| __STATIC_FORCEINLINE void __set_CSSELR | ( | uint32_t | value | ) | 
| __STATIC_FORCEINLINE void __set_DCCISW | ( | uint32_t | value | ) | 
| __STATIC_FORCEINLINE void __set_DCCSW | ( | uint32_t | value | ) | 
| __STATIC_FORCEINLINE void __set_DCISW | ( | uint32_t | value | ) |