Functions that relate to the Performance Monitoring Unit.
More...
|
struct | PMU_Type |
| Structure type to access the Performance Monitoring Unit (PMU). More...
|
|
Functions that relate to the Performance Monitoring Unit.
The following functions support the Performance Monitoring Unit (PMU) that is available on the Cortex-M55/M85 processors.
The PMU is used to monitor events that occur during run-time of an application.
Example:
unsigned int cycle_count = 0;
unsigned int l1_dcache_miss_count = 0;
unsigned int instructions_retired_count = 0;
ARM_PMU_CNTR_Enable(PMU_CNTENSET_CCNTR_ENABLE_Msk|PMU_CNTENSET_CNT0_ENABLE_Msk|PMU_CNTENSET_CNT1_ENABLE_Msk);
ARM_PMU_CNTR_Disable(PMU_CNTENCLR_CCNTR_ENABLE_Msk|PMU_CNTENCLR_CNT0_ENABLE_Msk|PMU_CNTENCLR_CNT1_ENABLE_Msk);
PMU configuration struct.
This macro can be used to access the PMU registers, directly. For the common tasks one should prefer using the control functions.
Example: Example:
PMU->CTRL |= PMU_CTRL_ENABLE_Msk;
Disable counters.
- Parameters
-
[in] | mask | Counters to enable |
- Note
- Disables one or more of the following:
- event counters (0-30)
- cycle counter
Enable counters.
- Parameters
-
[in] | mask | Counters to enable |
- Note
- Enables one or more of the following:
- event counters (0-30)
- cycle counter
Software increment event counter.
- Parameters
-
[in] | mask | Counters to increment |
- Note
- Software increment bits for one or more event counters (0-30)
Reset all event counters.
Read cycle counter.
- Returns
- Cycle count
Read counter overflow status.
- Returns
- Counter overflow status bits for the following:
- event counters (0-30)
- cycle counter
Read event counter.
- Parameters
-
[in] | num | Event counter (0-30) to read |
- Returns
- Event count
Disable counter overflow interrupt request.
- Parameters
-
[in] | mask | Counter overflow interrupt request bits to clear |
- Note
- Clears overflow interrupt request bits for one or more of the following:
- event counters (0-30)
- cycle counter
Enable counter overflow interrupt request.
- Parameters
-
[in] | mask | Counter overflow interrupt request bits to set |
- Note
- Sets overflow interrupt request bits for one or more of the following:
- event counters (0-30)
- cycle counter
Clear counter overflow status.
- Parameters
-
[in] | mask | Counter overflow status bits to clear |
- Note
- Clears overflow status bits for one or more of the following:
- event counters (0-30)
- cycle counter
Set event to count for PMU event counter.
- Parameters
-
[in] | num | Event counter (0-30) to configure |
[in] | type | Event to count |